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Analysis and modeling of silicon-based monolithic inductors and transformers are
presented and it is shown that in fully-differential applications, a monolithic transformer
occupies less die area and achieves a higher quality factor compared to two independent
inductors with the same total effective inductance. It is also shown that monolithic
transformers improve the common-mode rejection of the differential circuits.©Copyright by Jianjun J. Zhou'
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CHAPTER 1. GENERAL INTRODUCTION 
1.1  Scope 
With the recent proliferation of wireless communication applications, there is an 
extensive effort to develop low cost, highly integrated CMOS RF circuits which meet the 
performance requirements of current and future communication system standards. This 
research is to support the development and implementation of low-power CMOS RF low 
noise amplifiers (LNA), which are a critical building block at the front-end of wireless 
communication systems. 
The primary goal of this research is to design a fully-integrated 900MHz CMOS 
LNA with 15-20mW power consumption using a 3V power supply. To accomplish this 
goal, the high-frequency noise characteristics of the MOS transistor, high quality passive 
elements, and low-power circuit techniques have been exploited. 
1.2  Wireless Receivers 
The  capability  of  electromagnetic  waves  to  provide  wireless  distant 
communications has been a major factor in the explosive growth of communications during 
the twentieth century. In 1862, Maxwell predicted the existence of electromagnetic waves 
which was proven by Hertz 26 years later. The first wireless receiver was probably built 
with a tuned antenna and some iron dust at the end to observe a tiny spark generated by 
activating the transmitter [1]. Then with the advent of vacuum tube (replaced quickly by 2 
transistor after its invention in 1947), active amplifiers were introduced into receivers to 
improve system sensitivity and selectivity (tuned amplifiers). Frequency translation 
schemes were employed thereafter to build so-called homodyne (coherent) and heterodyne 
(non-coherent) receivers which provided a potential improvement and cost reduction over 
previous receivers. Soon after that, the superheterodyne receiver was invented by 
Armstrong (this "poor" guy spent half of his life in the court to fight for his royalties and 
concluded his life with a suicide [2]). 
The superheterodyne receiver makes use of the heterodyne principle of mixing an 
incoming signal with a local oscillator (LO) signal in a nonlinear element called a mixer 
(Fig. 1.1). However, rather than synchronizing the frequencies, the superheterodyne 
receiver uses a LO frequency offset by a fixed intermediate frequency (IF) from the desired 
signal. Although it does introduce a problem of spurious responses not present in other 
receiver types, the superheterodyne receiver predominates in most modern wireless 
communication applications in that it offers many advantages: 
i)	  RF tuning can be done by varying the LO frequency, which eases the design of 
bandpass filters (BPF) and amplifiers at the RF front-end. 
ii) Channel selectivity is accomplished at the IF section where narrow high-order 
filtering is more easily achieved. 
iii) Amplification can be provided primarily at lower frequencies where high gain 
is generally more economical. 
As shown in Fig. 1.1, the RF signal is fed from the antenna to a preselection filter 
which serves to attenuate the image signal and the undesired signals outside the service 
band. Insertion loss of the filter decreases the sensitivity of receiver and thus the filtering 
is often broken into two or more parts with intervening low noise amplifiers (LNA) to 3 
provide sufficient selectivity, while minimizing the effects of the filter loss on noise 
performance. The gain of the low noise amplifier is needed to overcome the filter loss but 
must not be too high to retain system dynamic range. Next, the local oscillator converts the 
RF signal to the fixed IF at the mixer. The output from the mixer is applied to the IF filter 
for channel selectivity and then to the IF amplifier to obtain a suitable power level for 
demodulation. 
There are several alternative receiver architectures worthy of mention [3]. A 
double-conversion superheterodyne receiver converts the incoming RF signal first to an IF 
r 1 RF Front-End Circuits 
antenna 
V 
local 
oscillator 
preselection 
filter  -O.. LNA  inter-stage 
filter 
mixer 
L  J 
output IF -..-- demodulator  amp  filter 
Figure 1.1:  Block diagram of superheterodyne receiver. 4 
at a relatively high frequency, and then to a lower second IF. This architecture further 
relaxes the bandpass filter design at the cost of more circuit complexity and power 
consumption. An ultra-low IF receiver uses carefully selected RF and LO frequencies so 
that the image signal falls within an unused portion of the RF spectrum. As a result, no 
image rejection bandpass filter is required. The homodyne (zero-IF) receiver, re-claiming 
its lost popularity in low-power integrated design, eliminates the need for image-rejection 
bandpass filters in that it makes the image signal exactly the same as the desired signal. 
1.3  Integration of CMOS LNA's 
A typical wireless receiver is required to perform selection, amplification and 
demodulation of received signals. The noise factor F (called noise figure NF if in decibel) 
of a receiver is a measure of its ability to amplify and demodulate weak signals and can be 
defined as the ratio of the input signal-to-noise-ratio (SNR) to the output signal-to-noise­
ratio (SNR) 
F = SNRin/SNRotit  (1.1) 
and the overall noise factor of a cascade system is given by 
F2-1  Fk- 1 F = F +  +...+  (1.2)
G1G2
1 
1  . . Gk - 1 
where Fk and Gk are the noise factor and power gain, respectively, of the kth block in the 
system. 
From Equation (1.2), it is clear that system noise performance depends primarily on 
the first function block which is the filtering block including the low noise amplifier as 
shown in Fig. 1.1. The minimum signal level that can be detected in a wireless receiver is 
the required output SNR (determined by the bit error rate in the following DSP block) plus 
the system noise floor which is equal to the sum of the input noise power in decibels and 5 
the system noise figure. Therefore, the noise performance of the LNA is crucial in 
achieving high system sensitivity for a wireless receiver. 
Design issues surrounding integrated CMOS receiver have been addressed in many 
articles [3] -[6]. While fine-line CMOS technology easily provides high frequency active 
devices for use in RF applications  (e.g., 800MHz-2.4GHz), high quality passive 
components, especially inductors, present serious challenges to silicon integration. Several 
previous RF CMOS low noise amplifiers have reported impressive results [7] 412]. 
However, since many of the CMOS implementations require inductors for narrowband 
tuning or matching, off-chip inductors have often been used owing to the relatively poor 
quality of monolithic inductors. In addition, the existing noise model for the MOS transistor 
in standard circuit simulators, such as SPICE, is insufficient to accurately predict the circuit 
noise performance at high frequencies. A lack of comprehensive understanding of the noise 
characteristics of MOS transistors at high frequencies is still an obstacle to the development 
and optimization of CMOS RF LNA designs [11]. 
Efforts towards the full integration of a CMOS LNA are described in this thesis. 
The inductance required to implement a fully-differential CMOS LNA is provided by 
monolithic transformers, instead of monolithic inductors, to achieve better circuit 
performance [13]. High frequency noise characteristics of the MOS transistor are 
investigated and a compact noise model is developed for circuit simulation. In addition, 
low-power circuit techniques have also been investigated. 
1.4  Thesis Outline 
High-frequency noise characteristics of the MOS transistor are investigated in 
Chapter 2. Various noise sources are carefully studied. The channel thermal noise and the 6 
induced gate current noise are integrated into a compact noise circuit model for the MOS 
transistor used for hand analysis and SPICE simulations. 
Basic principles of CMOS LNA design are presented in Chapter 3. Two measures 
of CMOS LNA circuit performance, i.e., noise figure and linearity, are discussed in detail. 
Basic architectures of CMOS LNA's are analyzed based on the compact noise circuit 
model developed in Chapter 2. The LC tuned CMOS LNA is found to have the best noise 
performance. Finally, design considerations of CMOS LNA's are discussed and design 
guidelines and procedures for CMOS LNA optimization are summarized. 
Throughout the investigation of CMOS LNA architectures in Chapter 3, the 
importance of high-quality monolithic inductors is illustrated. Chapter 4 thus turns to the 
study of silicon-based monolithic inductors. First, a review of various implementations of 
monolithic inductors is given. Detailed analysis and modeling of the square spiral inductors 
is then described. The inductor circuit model developed can be used directly in an IC 
simulator, such as SPICE. Based on the circuit model, the inductor performance is analyzed 
and formulated to facilitate hand analysis. In addition, some alternative designs of spiral 
inductors are also discussed. It is concluded that the quality factor and self-resonant 
frequency of a monolithic spiral inductor are mainly limited by the parasitic series 
resistance and shunt capacitance. 
In Chapter 5, a brief introduction to monolithic spiral transformers on silicon 
substrate is given first, followed by a detailed description of the characterization and 
modeling of a transformer consisting of two identical spiral inductors. Design guidelines 
for transformer optimization are then described, based on extensive simulation results. 
Computer simulation is also conducted to compare circuit performance between various 
transformers and inductors. When utilized in a differential application, it is found that a 7 
transformer occupies less die area and thus has less parasitic series resistance and shunt 
capacitance, compared to two independent inductors with the same equivalent differential-
mode inductance. As a consequence, the quality factor and the self-resonant frequency are 
improved. The improvements become more significant as the required equivalent 
inductance increases. In addition, a transformer provides additional common-mode 
rejection for the differential circuits 
Taking advantage of the transformers identified in Chapter 5, a 900MHz fully-
differential CMOS LNA design is implemented and experimental results are presented in 
Chapter 6. The complete circuit and layout description are illustrated. The LNA which is 
fully integrated in a standard digital 0.64m CMOS technology utilizes three monolithic 
transformers for on-chip tuning networks. Bias current re-use is used to reduce power 
dissipation and process-, voltage-, and temperature-tracking biasing techniques are 
employed. This chapter concludes with the discussion of experimental results. 
Finally, conclusions are presented in Chapter 7. 8 
CHAPTER 2. NOISE CHARACTERISTICS OF MOS TRANSISTORS 
2.1  Introduction 
The sensitivity of a wireless receiving system is mainly determined by the noise 
performance of the front-end circuits, specially, the low noise amplifier (LNA). Since the 
noise performance of an integrated circuit is determined by the noise behavior of the active 
components, it is important to understand the noise characteristics of MOS transistors in 
order to analyze and optimize CMOS LNA designs. 
Conventional noise models for CMOS devices are deficient for RF circuit design. 
At high frequencies, the induced gate current noise is comparable to the channel thermal 
noise in MOS transistors. Additionally, gate resistance may contribute significant noise in 
a large transistor if it is not properly laid out. Furthermore, in submicron MOS transistors, 
there are many second-order noise mechanisms, such as hot carrier effects and substrate 
coupling, which may result in a large amount of excess device noise. Unfortunately, these 
effects are poorly modeled in the existing commercially available CAD tools such as 
HSPICE (version H96.1). 
A detailed investigation of MOS noise characteristics is given in this chapter. All 
major noise mechanisms are studied and a compact noise circuit model of MOS transistors 
at high frequencies is developed based on previously reported research results. The noise 
model is then integrated with HSPICE, using a popular script program (Awk/Perl), for 
simulation of the noise performance of CMOS RF circuits. 9 
2.2  Channel Thermal Noise 
Channel thermal noise which is one of the most significant noise sources in a MOS 
transistor has been well studied and documented [14]-[15]. It is caused by a random motion 
of free carriers in the conductive channel, analogous to that in normal resistors. The current 
flowing between the drain and the source terminals in a MOS transistor is based on the 
existence of a conductive channel formed by an inversion layer. If the drain-source voltage 
VDS = °V, this conductive channel can be treated as a normal resistance. In such a case, the 
thermal noise drain current /:21  is given by Nyquist [16] 
= 4kT go Af  (2.1) 
where k is the Boltzman constant (1.38 x 10-23.VK ), T is the absolute temperature, go is 
the channel conductance at zero drain-source voltage, and Af is the bandwidth of interest. 
Inspection of Equation (2.1) reveals that this expression is nonphysical since it 
indicates that the total current noise power approaches infinity if the bandwidth is increased 
without limit, which is contradictory to what is found in the real world. The more complete 
expression for the resistive thermal noise is [17] 
id = 4kT gop(f) Af  (2.2) 
where p(f) is the Planck factor, given by 
hf / kT P(f) =  (2.3) ehf/kT  1 
where h is Planck's constant, 6.63 x 10-34.1-s .  As long as hf/kT<<1, p(f) is very close to 1. 
Therefore, Equation (2.1) will remain valid for all practical frequencies. For example, at 
290°K, p(f) is greater than 0.999 up to  1 OGHz. However, as the frequency increases 
further, p(f) decreases rapidly. Based on Equation (2.2), the total thermal noise power over 
an infinite bandwidth available from a resistor is approximately 4 x 10-8W for T=290°K. 10 
In most applications, MOS transistors operate in the saturation region in which the 
conductive channel cannot be considered as a resistance. It has been shown that the thermal 
noise drain current for a MOS transistor in saturation can be expressed as [18] 
id = 4kT-E-Q  Af  (2.4) 
Leff 
whereµ is the effective carrier mobility, Leff is the effective channel length, and QN is the 
total inversion layer charge. QN is a complex function of the gate-bulk voltage, drain 
potential, source potential, drain-source current, channel width and length, gate oxide 
capacitance, and bulk doping concentration. A complete and precise expression for QN is 
given in [19]. For simplicity, however, the channel thermal noise in a MOS transistor in 
saturation is often written as [20] 
i(721  = 4kTygm Af  (2.5) 
where gm is the transconductance of the device and y is the noise coefficient. In general, y 
depends on all the terminal bias voltages and the basic transistor parameters. A numerical 
approach is required to interpret the dependencies of y in expression (2.5). It has been 
shown that y falls between 2/3 and 1 for long-channel MOSFETs (in which the effective 
channel length can be approximated by the drawn channel length between the drain and 
the source) if the bulk doping concentration is low and the gate oxide thickness is small 
[21]. When the bulk effect can be completely ignored, the value of y is about 2/3. 
For short-channel devices, however, y may increase since channel length 
modulation is more pronounced and the effective channel length is relatively much shorter 
than the drawn channel length [22]. In addition, the carrier temperature increases with 
increasing field strength in the channel. Therefore, the high electric fields in submicron 
MOS devices produces hot carriers with temperatures higher than the lattice temperature. 
The presence of excess thermal noise that has been experimentally verified [23]-[24] is 11 
attributed to this hot carrier effect. For example, y was measured as high as 2 to 7 for a 0.7­
gm channel length MOSFET depending on bias conditions [23]. 
2.3  Induced Gate Current Noise 
At high frequencies the MOSFET should be considered as an RC distributed 
network. The conductive channel can be treated as a distributed resistance while the gate 
oxide capacitance represents a distributed capacitance. This means that the gate impedance 
of the device will exhibit a resistive component at high frequencies. This can be accounted 
for by shunting the gate oxide capacitance with a conductance gg which can be expressed 
as [25]-[27] 
4 e)2( Cox WL)2 g  =  (2.6) 
g  45  gm 
In saturation, gg can be simplified to 
122 Cgs W 
gg  (2.7) 
g  5 g, 
assuming Cgs = 
2 
WL). 
The conductance gg has noise associated with it. Called induced gate current noise 
12  this noise is caused by the random motion of free carriers in the channel coupling 
through the gate capacitance. If the device were a passive device, the noise would simply 
be the resistive thermal noise ig = 4kTgg Af .  However, since the resistive channel can 
not be considered as a homogeneous resistance when the device is in saturation, the 
calculation of the induced gate current noise is rather complex. As has been shown in [25]­
[27], it is approximately given by 12 
ig = 4kng Of  (2.8) 
where 13 is the coefficient of gate noise, equal to 4/3 for a long-channel MOSFET. For 
short channels in which hot carrier effects cannot be ignored, 13 may be larger. 
The current fluctuations through the gate and drain are correlated since both are 
generated by the random motion of free carriers in the channel. The correlation coefficient 
has a complex value. For long-channel devices, a first-order approximation to the 
correlation coefficient c is given theoretically by [27] 
i  gid* 
C  =  = 0.395 j  (2.9) 
g d 
More accurate calculation shows that the correlation coefficient c has a real part which is 
significant at high frequencies and can be approximated by [28] 
igid*  COC
C =  = 0.13 
gs + 0.35 j  (2.10) 
ig  id 
For typical radio frequencies, however, c can be simply assumed to be 0.35j. 
Assuming the transfer functions of ig and id are Hg and Hd respectively, the output 
noise due to the current fluctuations through the gate and drain can be calculated by 
N = (Hgig+ H did) x (Hgig+ Hdid)* 
+111c1126+ HgigHd*id* H H *  *  (2.11) = IHg  g  aa g g 
2Re(cH Hd*)  ,j12
g 112 +III ld  g 2  g d12  g d 
where Re stands for the real part. It is clear from Equation (2.11) that the correlation 
between  and i2 can be computed if the transfer functions of them are known. z 13 
2.4  Resistive Gate Thermal Noise 
The thermal noise generated in the resistive gate of the MOS device is an often 
overlooked additional noise component which should be taken into consideration when 
laying out wide MOS devices [29]-[31]. 
To calculate the resistive gate thermal noise, consider a general layout for the gate 
structure shown in Fig. 2.1. We shall only calculate the thermal noise contributed from the 
poly-gate over thin oxide (active area). The resistance of interconnect metal and the poly-
gate over the thick oxide are neglected due to their small value. An elementary section Ax 
at position x in the i-th poly-gate finger, as shown in Fig. 2.1, has a thermal noise voltage 
AV given by 
R  Ax 
AV =  4kT  q  Af  (2.12) 
where Rsq is the sheet resistance of the poly-gate and L is the channel length. This thermal 
noise voltage AV will cause a voltage fluctuation along the i-th gate finger. At position x', 
the voltage fluctuation SVi(x') is given by 
8 Vi(x1) = 8Vi(0) +  0<x '<x  (2.13) 
W 
61/i(x') = oVi(Wi)  AV,  x<x '<Wi  (2.14) 
where Wi is the width of the i-th gate finger, equal to WIN. 8Vi(0) and SVi(Wi) are the 
voltage fluctuation at two ends of the i-th gate finger. Since both ends are tied together and 
have a dc path to ground via interconnect metal, 6Vi(0) and oVi(Wi) are equal to zero. 
Therefore, the channel current fluctuation Ai,. due to AV can be calculated by 14 
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Figure 2.1:  Finger structure of a MOS transistor with large W /L. 15 
Ai =  'g i0 81/ 1(x )dx" c 
x'  W i x  (2.15) = gmo[fx  A V)dx,  A V)dx11
\147i  x 
= gm0A V (x  Wi/2) 
where gnio is unit-width transconductance of the transistor, defined as gmo = g m/ W . 
Since the thermal noise voltage generated by every section Ax in the i-th gate finger 
can be considered un-correlated, the total channel current noise generated by the i-th gate 
finger is given by 
fw 
(A02 
Ax 
4kTRsq Af  (2.16) =  fowgL (x  W/2)2  L
 
g2 W 3
 Rsq m0 = 4kT  Af 
12 
Hence the channel current noise generated by all N gate fingers is 
L 
N
  2,1014q
= 4kT  Af N 
L 
(2.17) 
= 4kT  g2 Af
12N2 
where R = Rsq W / L is the total poly-gate resistance. Equation (2.17) indicates that the 
resistive gate thermal noise can be modeled by a series resistance at the gate given by 
R  =  (2.18) 
g  12N2 
From Equation (2.18) it is clear that in order to minimize the noise associated with the 
resistive poly-gate, the number of gate fingers N should be chosen as large as possible. For 
example, assuming the total poly-gate resistance R of a large device is 5000, the effective 
gate thermal resistance Rg is only about 0.42 if N is chosen as 10. 16 
It is worthy of mention that the above equations hold only if both sides of the gate 
fingers are tied together. If one side of the gate fingers is left open (assuming at x '=0), the 
voltage fluctuation due to Ax along the i-th gate finger would be AV for 0<x'<x and 0 for 
x<x'<Wi. As a consequence, the channel current fluctuation Ai, due to Ax is gm0A V x and 
the total channel current noise generated by the i-th gate finger is now given by 
i2 =  t(Ai  )2
 
cl
 low 
(2.19)
R  2 g:3 sq in0 
147 
= 4kT  Of 
L 3 
This indicates the series gate resistance is increased by a factor of four to 
R R =  (2.20) 
g  3N2 
Therefore, for low noise design, it is desirable to tie both sides of the gate fingers together 
using a low-resistance interconnect such as metal. 
2.5  Additional Noise Sources 
2.5.1  Flicker (1/f) Noise and Shot Noise 
Flicker noise was first observed by Johnson in 1925 [32]. Since its spectrum varies 
as 1/f a, with a close to unity, it is also often called 1/f noise. Despite continuous pursuit, 
the physical mechanism behind flicker noise is still not very clear. Since flicker noise 
decreases rapidly with an increase in frequency, it is negligible in RF CMOS LNA's 
compared to the thermal noise. Hence, the treatment of flicker noise will not be discussed 
in this thesis. There are many papers in the literature on the subject of flicker noise in 
MOSFETs both theoretical and experimental [33]-[35], where detailed analysis and 
modeling of flicker noise can be found. 17 
Shot noise, also known as Schottky noise, is a result of the discontinuous character 
of electronic charges that constitute a de current flowing through a potential barrier, such 
as a pn junction. A simple yet general form of the shot noise is [36] 
2 / =  2q DC  A f  (2.21) 
where q is the electronic charge, 1.6x10 
19 C, and 'DC is the dc current in amperes. 
Formula (2.21) is valid for the frequencies lower than  fT = 1/ (2n-r), where i is the 
electron transit time in the device. Beyond fT, the shot noise rolls off rapidly. Shot noise is 
one of the dominant noise sources in a bipolar transistor. Fortunately, in MOSFETs, shot 
noise is generally negligible since only the dc gate leakage current contributes shot noise 
and this gate leakage current is very small. 
2.5.2  Substrate Resistance Noise 
The thermal noise voltage across the distributed substrate resistance induces a 
fluctuating substrate potential. These random variations couple to the MOSFET channel, 
giving rise to fluctuations in the channel current [37]. In a standard CMOS process, a 
lightly doped epitaxial layer generates a significant resistance to ac ground under the device 
channel. The noise voltage generated across this resistance Rsub is given by 
s2ub  4kTRsub Of  (2.22) v
Thus, the device channel experiences current fluctuations given by 
i s2ub = 4kTRsubgni2b Af  (2.23) 
where gmb is the substrate transconductance, given by 
ocgm 
gmb =  (2.24)
2,11/sB +120FI 18 
where OF is the difference between the quasi-Fermi level and the intrinsic level and a is 
the body-effect constant, with a typical value about 0.5V I/2. 
Estimation of kw, is quite complicated due to its distributed nature and its 
dependence on device layout. For a certain device, experiments showed that the substrate 
resistance noise added 25% more noise power to that already existing due to the channel 
thermal noise [37]. Two approaches can be used to minimize its contribution. First, reduce 
Rsub by changing device layout or by using a thinner and less lightly doped epitaxial 
material. Second, bias the substrate at high potential to reduce gmb. In a typical CMOS 
process, gmb is practically reduced to zero when VSB is about -2V. In such a case, the 
substrate contribution to the channel noise is negligible. 
In addition, impact ionization in the channel gives rise to an additional noise 
mechanism in MOSFETs. This impact-ionization-generated current appears  as gate (or 
substrate) current flowing between the gate (or substrate) and the drain of the MOS 
transistor [38]-[39]. Also, noise from other components and its coupling through the chip 
interconnects, substrate, and package, can be detrimental to circuit performance [40]. 
High precision noise calculations including  all  noise sources  is  not only 
problematic given the disparate properties of the many noise sources as discussed above, it 
is also unnecessary from a practical viewpoint. First, many existing noise models are either 
qualitative or first-order approximations. Second, there are inevitable process variations of 
the parameters, and third, the noise performance of a circuit is typically determined by one 
or two dominant noise sources. 19 
2.6  Small-Signal Noise Circuit Model 
Having investigated the noise sources in a MOSFET, we are ready to develop a 
general small-signal noise circuit model of a MOSFET in order to facilitate the analysis and 
design of low noise CMOS circuits. 
The induced gate current noise can be accounted for by placing a noise current 
source ig in parallel with the gate capacitance. Note that the conductance gg should also be 
included in the gate circuit to account for the distributed nature of the MOSFET channel at 
high frequencies. Such a circuit model is shown in Fig. 2.2 (a) where a shunt noise current 
/2g and a shunt conductance gg have been added. Shaeffer and Lee [11] have derived the 
Thevenin equivalent circuit for (a), as shown in Fig. 2.2 (b). First, transform the parallel 
RC network into an equivalent series RC network. The impedance looking into the parallel 
RC network is 
Z = 
1 
gg+ jwCgs 
(2.25) 
1 1 
5gm [ 1 + (coCgs/ gm) ]  jto Cgs [ 1 + ( ( Cgs/5gm)2] 
We observe that 
2  C° 2  1 ((oCgs/5gm)  (2.26) = I 
5 (DT) 
usually holds for all practical frequencies. Here (0T=gm/Cgs is the transistor unity-gain 
frequency which indicates an upper limit on the maximum frequency at which the 
transistor can be effectively used (Appendix B). Thus Equation (2.25) can be simplified as 
1 1  1 Z  +  = r +  (2.27)
5gm  jo)Cgs  g  jo)Cgs 20 
This indicates the equivalent series RC network consists of a frequency-independent 
resistance rg = 1 /5gm and the gate capacitance Cgs. 
The Thevenin equivalent noise voltage is then given by
 
v2 =12 2  1  +r
2
 
g g  jwCgsg 
(2.28) 
Of [1 +(573-T)1-, 4k7fIrg Of = 4kTI3r 
CO  2 
where 
(a) 
vg = 4kT(3rg Of 
Vgs  Cgs 
(b) 
Figure 2.2:  Representations of the induced gate current noise in MOS transistor. 21 
=  (2.29)
g  5g, 
This may seem attractive at first because 1),2g is similar to a resistive thermal noise, unlike 
12 which is frequency-dependent. However, further observation shows that this treatment 
does not guarantee convenience in the analysis of circuit noise performance because, as 
shown in Fig. 2.2 (b), the critical voltage vv. (which determines the output noise current) 
is still frequency-dependent, considering the impedance of the driving-source is usually 
not capacitive. Moreover, it is difficult to adopt Fig. 2.2 (b) into a circuit simulator since 
vg, is no longer the voltage across Cgs. Therefore, we will not use Fig. 2.2 (b) in the 
following noise analysis. 
Fig. 2.3 shows the complete small-signal noise circuit of a MOSFET based on the 
previous discussion. As shown, the channel thermal noise and the induced gate noise are 
included. The resistive gate thermal noise is modeled by the series resistance Rg. Flicker 
noise is not included since this noise model is intended to be used for RF CMOS LNA 
circuits. In addition, substrate resistance noise and other second-order noise sources are not 
included since they are mainly concerned with the layout or process parameters and have 
little connection with the circuit design parameters. 
Given the noise circuit model, it is possible to calculate the noise performance of 
any RF LNA circuit composed of MOS transistors by the superposition of contributions of 
the individual noise sources. For more accurate analysis, the correlation between ig and F3 
should be taken into account and the substrate transconductance gmb, the drain-source 
conductance gds, and bulk capacitances should also be added to the noise circuit. An 
optimal choice of the basic design parameters for each MOS transistor in low-noise CMOS 
circuits, such as W, L, and IDS, can then be made with the aid of computer simulation. 22 
Finally, the layout should be optimized in order to minimize additional noise contributions 
related to the layout parameters, such as the resistive gate thermal noise and substrate 
resistance thermal noise. 
2.7  Modified Noise Simulation in SPICE 
Though much progress has been achieved in high-frequency integrated circuit 
simulation using the standard circuit simulator SPICE, the noise models implemented in 
SPICE are not accurate enough at radio frequencies. The existing MOS noise models in 
Cgd 
4kT/R Af 
g 
+ 
Rg 
g  Cgs  d 
Figure 2.3:  Small-signal noise circuit of a MOS transistor. 23 
SPICE account for neither the gate resistance Rg nor the conductance gg and its associated 
induced noise ig .  Therefore, some modifications should be made when using SPICE to 
simulate the noise performance of RF circuits, in order to accommodate the high-frequency 
noise characteristics of MOS transistors. 
To include the effect of the resistive gate in SPICE simulations, resistance Rg can 
be simply added in series with the gate of each MOS transistor in the circuit. Effects of the 
gate conductance gg and its associated induced noise iK on circuit performance are more 
complicated due to their frequency dependence. However, using a script program such as 
Awk or Perl, we can easily modify SPICE simulations to include the effects of the gate 
conductance gg and the gate induced noise  at every single frequency point. Post- l'gr 
simulation data processing can then be adopted by extracting and plotting the single-
frequency results to get a good presentation of the frequency response of the circuit. The 
following procedure is listed to illustrate one such method of the modified noise simulation 
using HSPICE. 
Step 1.	  Form HSPICE input file with gate resistance Rg included: inputl 
Step 2.	  Conduct ac noise simulation in HSPICE at N frequency points over a specified 
frequency range ( f 1 to f2) using inputl: resul t1 
Step 3.	  Extract Cgs and gm from resul t/ for all MOSFETs in the circuit; compute 
corresponding gg = ( 02 Cg2, )/(5gm) and I,2g = 4kTf3gg (noise power within 
1Hz) at N frequency points from El to f2 
Step 4.	  For a single frequency, modify inputl to add gg between the gate and source 
of all MOSFETs: inpu t2 24 
Step 5.	  Modify  inpu t2 to add an unit ac current source in parallel with gg for one 
MOSFET; conduct ac analysis in HSPICE at the specified single frequency; 
multiply the output voltage power by d: g2 
Step 6.	  Repeat step 5 for all MOSFETs (to save simulation time, we may only repeat 
with MOSFETs that have significant noise contribution) 
Step 7.	  Repeat steps 4-6 for N frequency points from  fl  to  f2: resul t2 
Step 8.	  Total output noise = output due to the resistive thermal noise:  noisel (in 
resul t1) +  output due to the channel thermal noise: noise2  (in resul t1) 
+ output due to the induced gate current noise:  noise3  (in resul t2) 
Step 9.	  Data processing and plotting 
The above procedure is elementary and somewhat tedious. For accurate noise 
simulation of CMOS RF circuits, it is an effective approach to include the effects of the 
induced gate current noise. Note that the correlation between the channel thermal noise and 
the induced gate current noise can also be computed using the transfer functions of the two 
noise sources obtained in SPICE (refer to Equation (2.11)). Nevertheless, efforts need to be 
made to improve the noise models of MOSFETs implemented in SPICE so that the noise 
simulation will be more convenient and accurate. 25 
CHAPTER 3. PRINCIPLES OF CMOS LNA DESIGN
 
In this chapter, we shall discuss the basic principles of CMOS LNA design. 
Beginning with the discussion of some basic concepts, such as noise figure and linearity, 
we will study various CMOS LNA topologies in the radio frequency range (e.g., 800MHz­
2.4GHz). It is concluded that a CMOS LNA with LC series tuning at its inputs offers the 
possibility of achieving the best noise performance. The design considerations of the LC 
tuned CMOS LNA are then discussed and a detailed description of the optimization 
techniques for basic device parameters is presented. 
3.1  Basic Concepts 
3.1.1  Noise Factor and Noise Figure 
Before studying a CMOS LNA, it is necessary to understand the most popular 
figure of merit for noise performance, noise figure (NF). Friis [41] defined the noise factor 
(F) of a network to be the ratio of the signal-to-noise-ratio (SNR) at the input to the signal­
to-noise-ratio (SNR) at the output; the noise figure (NF) is the logarithmic equivalent in 
decibels 
( SNR,
NF = 10log  = 10log(F)  (3.1) \SNRouti 
Thus the noise figure of a network is the decrease or degradation in the signal-to-noise 
ratio as the signal passes through the network. A perfect amplifier would amplify only the 
noise at its input along with the signal. A realistic amplifier, however, also adds  some extra 
noise from its own components and degrades the signal-to-noise ratio. Equation (3.1) 
implies that a lower NF is achieved when the device noise contributes less to the total 
output noise; i.e., the input noise contributes a larger portion to the total output noise. 26 
Noise figure is a meaningful parameter if and only if the input noise is well defined. 
The usual assumption is that input noise is the thermal noise power available from a resistor 
(typically 50Q for wireless receiving systems) at a reference temperature, usually taken as 
290°K [42] (close to the temperature seen by receiving antennas directed across the 
atmosphere at the transmitting antenna). Noise figure is generally a function of frequency 
but it is usually a bandwidth invariant parameter so long as the bandwidth is narrow enough 
to resolve variations with frequency. If the bandwidth is large, a frequency average of the 
spot noise figures over the band of measurement should be used. The spot noise figure, 
however, is the viable measure of a device, such as an LNA, for most wireless receiver 
applications due to the narrow-band characteristics. 
It is worthwhile to mention what the noise figure does not characterize. The noise 
figure is not a measure of the noise performance of networks with one port, e.g., oscillators. 
Noise figure also has nothing to do with modulation. It is independent of the modulation 
format and of the fidelity of modulators and demodulators. One weakness of the noise 
figure is its being meaningful for a given device only in conjunction with a specified source 
impedance. Thus it cannot be used as a basis for evaluating the noise performance or for 
comparison of devices with different source impedances. 
3.1.2  Non linearity 
The nonlinearity of a device limits the maximum signals that may be processed. For 
a CMOS LNA, nonlinearity can be characterized either by the 1-dB compression point, 
defined as the input power at which the output power gain drops by 1-dB relative to the 
small-signal gain, or by the input-referred third-order intercept point (IIP3), the input 
power at which the third-order intermodulation term extrapolated from the small-signal 
values is equal to the fundamental. 27 
Any pseudo-linear network can be characterized by a transfer function, the output 
voltage/current as a function of an input voltage/current. The transfer function may be 
characterized as a power series 
So = ao + al- S + a2 Si + a3  +  (3.2) 
assuming an input signal Si and an output signal So. 
Using Equation (3.2), the nonlinearity of an amplifier may be analyzed. Two types 
of input signals will be considered in the analysis. The first is a single frequency input 
(single-tone), Si Acoswt. The other is a pair of unrelated inputs added to form a two-tone 
input, Si=A(coswi t+cosw2t). A practical amplifier may, of course, be subjected to more 
complicated inputs. It is sometimes useful to consider more complicated input signals, 
containing three or more input tones. However, the analysis would become predictably 
messy [43]. Fortunately, most of the salient features of the nonlinearity are suitably 
characterized with the single-tone or two-tone inputs. 
3.1.2.1  Gain Compression 
The gain of a circuit can be obtained based on Equation (3.2). Let Si be a single-tone 
signal (Acoswt), then 
S = a() + al A cos wt + a2 A2cos2(ut + a3 A3 cos3  +
 
a2A2  3a3A3\  a2A2  3a3A 3
 
= an+  2  + (a  A +  cos wt +  cos Rot +  cos3wt +
2 4 
(3.3) 
3a3A2-\
From the above expansion, we can see that the gain of the circuit is  a  + 
1  4 
neglecting other higher-order terms. The small-signal gain is  al when the effect of the 
amplitude A of the input signal Si can be ignored. In most circuits, as A increases, the gain 
begins to drop from the small-signal gain al, which is usually referred  to as gain 28 
compression or saturation. The 1-dB compression point, defined as the input signal 
amplitude that causes the gain to drop by 1dB from the small-signal power gain, can then 
be calculated by 
3a3A2 
20log a1+  = 201og ail	  (3.4) 1 
1  4 
which indicates that the amplitude of Si at the 1-dB compression point is approximately 
al
/Lig? =  0.145  (3.5)
a3 
Please note Equation (3.5) is the first-order approximation for a pseudo-linear circuit. 
When higher-order terms are taken into consideration, the 1-dB compression point is 
usually lower than that expected from Equation (3.5) (refer to Fig. 3.1). 
3.1.2.2  Intermodulation 
Now, let Si be a two-tone signal A(coswit+cosco2t). We have 
S = ao + a 1A(cosw  + cosco2t) + a2A2(coswIt + cosco2t)2  (3.6) 
+ a3A3( cos w t + cos 0)203 + 
After simplification and collection of terms, we obtain 
9a3A3 
So = a0 + a2 A2 ± a A +  (coscoi t + cos co2t)
4 
+ a2A2[cos(w1 + w2)t + cos(w1  co2)d 
a2A2	  a3A3 
(cos2coit + cos2w2t) +  (cos3wit + cos302t)
2 4
 
a3A3
 
[cos(wi + 2w2)t + cos(wi  2w2)t
 
+ cos(2w1 + w2)t + cos(2w1  w2)t] + 
(3.7) 
4 29 
It is seen that the output signal exhibits some components that are not harmonics of 
the input frequencies when a two-tone signal is applied to the network. This phenomenon 
is called intermodulation (IM). Intermodulation is a troublesome effect in a wireless 
receiving system. For example, the third-order intermodulation (IM3) 
a3A3 
[cos(coi + 2(02)t + cos(coi  2w2)t + cos(2co1 + co2)t + cos(2w1  co2)t]
4 
is of great importance for a superheterodyne receiver (IM2 is more important for a zero-IF 
or direct-conversion receiver). If the input tones (w1 and w2) are close to each other, the 
sum frequency terms in IM3 are close to the third harmonic and no more of a problem than 
harmonic distortion, for it may be filtered from the system. However, the difference 
frequency terms in IM3 are very close to that of the input tones and may eventually lie in 
the signal band. In a wireless receiving system, a weak signal accompanied by two strong 
interferers (for example, from an adjacent channel) would be corrupted by the third-order 
intermodulation terms. 
A valuable figure of merit is the third-order intercept point (IP3). As illustrated in 
Fig. 3.1, the third-order intercept point is defined to be at the intersection of two 
extrapolated lines from the small-signal fundamental and IM3 curves. Please note we do 
not need to consider the higher-order effects for the third-order intercept point since the 
intercept is evaluated by extrapolating trends observed with sufficiently small amplitude 
inputs in both simulations and experiments. By this definition, we can easily compute the 
input-referred third-order point (IIP3) by setting the amplitude of the IM3 equal to the 
amplitude of the fundamental using small-signal results from Equation (3.7) 
aiAl = 
a3A3 
(3.8)
4 
which gives the amplitude of the input signal at IP3 as 30 
4 al 
A 1p3 =  (3.9)
3  a3 
Fig. 3.1 shows the simulation results for an amplifier with a 10dB small-signal gain, 
modeled by a hyperbolic tangent function. As shown, the fundamental curve has a slope of 
1:1 and the IM3 curve has a slope of 3:1 when the input signal is sufficiently small, because, 
as indicated in Equation (3.7), the amplitude of fundamental (alit) increases in proportion 
small signal gain = 10dB
20 
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Figure 3.1:  Graphical interpretation of the nonlinearity of an amplifier. 31 
to A, while the amplitude of the IM3 (a3A3/4) increases in proportion to A3. It is clear that 
the input-referred third-order intercept point (IIP3) is different from the output-referred 
third-order intercept point (0IP3) by the small-signal gain of the amplifier, i.e., 10dB in this 
example. 
It is also observed the 1-dB compression point occurs at a lower input power than 
IIP3. This is usually true for most practical circuits. The relationship between the 1-dB 
compression point and IIP3 can be determined based on the foregoing analysis [44]. 
Combining Equations (3.5) and (3.9), we obtain 
AnD3  / 
0.145 = 9.64dB  (3.10) 
Equation (3.10) indicates that the input-referred third-order intercept point is 
expected to be about 10dB higher than the 1-dB compression point. However, as mentioned 
before, the 1-dB compression point may be lower than that expected from Equation (3.5), 
taking higher-order effects into consideration. As a consequence, the difference between 
the 1-dB compression point and IIP3 may be higher than 10dB. For example, Fig. 3.1 
shows that the amplifier has an IIP3 of about 12dB higher than its 1-dB compression point. 
Typically IIP3 is about 10-15 dB beyond the 1-dB compression point for amplifiers in 
current CMOS technologies [45]. 
3.2 CMOS LNA Architectures 
The essential theory and practical considerations for the design of low-noise 
amplifiers and various architectures for practical implementations have been discussed in 
the literature [46]-[47]. The selection of the best LNA topology involves complex trade­
offs between noise performance, power consumption, available gain, input matching, and 32 
linearity. For a CMOS LNA, the common-gate input stage has the same noise sources as a 
common-source stage. However, the total performance is inferior. For this reason, we shall 
focus on the study of CMOS LNA topologies with a common-source input stage. Based on 
the noise model of MOS transistors established in Chapter 2, we will analyze the noise 
performance of various CMOS LNA's using the concept of noise figure. 
Please note that the noise performance of a CMOS LNA, besides being dependent 
on the amplifier, is also a function of the signal source impedance. A classical approach is 
to obtain the minimum noise figure from a given device by using the optimum source 
impedance [46], [48]. Though extensively used in discrete RF LNA designs, this approach 
does not offer guidance for the optimization of active devices. 
3.2.1  Single-Transistor CMOS LNA 
The simplest architecture of a CMOS LNA is the single-transistor implementation, 
as shown in Fig. 3.2. The small-signal noise equivalent circuit for the single-transistor 
CMOS LNA is developed based on the high-frequency noise model of MOS transistors. 
Note we neglect the gate-drain capacitance to simplify the analysis. In addition, since 
(02 C2
 
gg  5g,gs = o)C 
co
 
5°)T
 
is usually much smaller than cuCgs for all practical frequencies, it is ignored here. The gate 
resistance Rg is a layout-related parameter and can always be reduced to a negligible value 
by a special gate structure, such as multi-finger gate as discussed in Sec. 2.4. It is also 
ignored here to further simplify the analysis. 33 
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Figure 3.2:  Single-transistor CMOS LNA. 34 
The computation of noise figure is troublesome when using the definition directly. 
By simple arrangements of Equation (3.1), however, we can obtain a more useful formula 
for noise figure calculation, as shown below 
Si /Ni
NF =  101og(S/Noy 
(3.11) 
=  10log(N, .AT° Gain)
 
= 10log(F)
 
where No is the total output noise into load ZL and Ni is the input noise, which is the 
thermal noise associated with the source impedance Rs, modeled by  a noise current 
source, is = (4kT /Rs) Af . Neglecting the noise contribution from the load impedance 
ZL and assuming the correlation coefficient c between the induced gate current noise and 
the channel thermal noise is purely imaginary, we can derive the total output noise current 
No using KCL/KVL 
,2 Rs  2idgmRs  1-71  2 
,, No =  - d  4- s + i2) 'm  41,  ig g 1  Q-2+  Q + + Q-1 
,2 R2  21cIgniR ( 1  Om s 
4= 
PkTAf ygm+ ±  gg)i+Q_2+ Q + Q-1sAtYg  Rggi  (3.12)
q?.s.  m [ 
gr2;,Rs  pgm  1  21clgm ri = 4kTAf[ygm+ 
1 + Q-2+  1+ 5  1 + Q2  Q2  5 
where Q is the quality factor of the input capacitance Cgs, given by 
Q = 
1 
(3.13) coRs Cgs 
The output noise current due to the source impedance Rs (Ni Gain) is obtained as 
gm2 Rs2  giRs
N. Gain =  N = 4kT  Of  (3.14)
5 1+ Q-2  1+ Q-2 
Combining Equations (3.11)-(3.14), the noise factor F can be obtained as 35 
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F = N Gain
 
(3.15) Q-2 7  1 + Q-2  Q2 = 1 +  + 
13 
+ 21c1
Rs  gm  5R5  Rsg. 
Some conclusions can be drawn from Equation (3.15). It is clear that the noise 
factor F is dependent on the source impedance Rs, transistor transconductance gm, and Q 
which is determined by Rs, capacitance Cgs, and signal frequency co. Circuit designers 
usually have little control over parameters y, f3, and c since they are primarily technology-
dependent (y and (3 actually depend on biasing conditions. Unfortunately,  we have little 
knowledge about this dependency at the present time). For a given Rs, the effective way to 
reduce the noise factor is to maximize gm by increasing either the bias current ID or W/L of 
the transistor. However, because gm is proportional to ,i/D W/L, there is no advantage 
in increasing ID beyond a value dictated by other considerations such  as power 
consumption. In addition, a large ID may cause excessive heat dissipation which reduces 
the effective gm and increases the noise temperature of the transistor. Increasing W/L, on 
the other hand, may actually degrade the noise performance due to the corresponding 
increase of Cgs which leads to a reduction in Q. It is also worthy of mention that a higher 
signal frequency will result in higher noise factor because of the degradation of Q. 
The input impedance of the single-transistor CMOS LNA, ignoring the  gate 
conductance gg, is purely capacitive, given by 
Zin = rg + 
1  1 
(3.16) jwCgs  l(OCgs 
This mismatch to the source impedance Rs (typically 5052) will  cause a large reflection 
from the LNA. 36 
3.2.2  LC Tuned CMOS LNA 
In order to improve the noise performance of a MOS transistor, we can reduce the 
device noise contribution by increasing the transistor conductance gm. However,  as 
discussed in the foregoing subsection, this approach requires higher power consumption 
and usually offers a limited improvement constrained by the technology. The definition of 
noise figure (Equation (3.1)) implies that a lower noise figure can be achieved if the noise 
contribution from the input noise source becomes a larger portion in the total output noise, 
even if the device noise contribution is not decreased. Since the input noise source is 
usually given (typically 50Q), better noise performance is often achieved by using an input 
LC series resonant network to boost the input noise power at the gate of the MOS transistor 
(the input signal power gets boosted too) without adversely affecting the device noise. 
Fig. 3.3 illustrates the first-order analysis of the resulting LC tuned amplifier. A 
series inductor is inserted between the signal source and the transistor. The inductor is 
modeled by an inductance Lg and its parasitic series resistance RL (this model is taken for 
simplification. A more complicated inductor model will be discussed in the next chapter). 
By adding the inductor Lg in series with the gate capacitance Cgs to form a series resonant 
network, the total output noise current N® is now given by 
g2  + pa 0  t RI2  (.02L2. aga2 in \ N = 4kTAf[ygm+  m  g l  (3.17)
(1  032L C )2 + Q-2 g  gs, 
gmk Q-1  gmcoLg(1  (021,C  )
+21c1 
Al Y gm Pgg (1  co2Lgcgs)2+ Q-2 
Due to the parasitic series resistance RL, the quality factor Q of the input capacitance Cgs 
is degraded and given by 
Q= 
1 
(3.18) coK Cgs 37 
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Figure 3.3:  LC tuned CMOS LNA. 38 
1 
where R'=Rs+RL. The output noise current due to the source impedance Rs (N  i  Gain) is 
obtained as 
2R 
Gain (3.19)  Gain = 4kT  (O2LgCgs)2 + Q -2 (1 
Combining Equations (3.17)-(3.19), the noise factor F is then obtained 
No
 N
F = N Gain 
RL  y  (1- w2Lgc )2 + Q-2  ,,14/ 2r2  f)--2 
gs = 1 + +  (3.20) Rs  Rs  5Rs gm  gm 
c  0.)2LgC gs) Q -2  (02  g  gs(i
+21c1 j1513 
Rsgm 
Equation (3.20) may look complicated but it provides guidance on how to select the 
optimal inductance Lg for a minimum noise factor. If the induced gate noise current is 
negligible, then it is obvious that the noise factor is minimized by selecting Lg so that 
(D2LgCgs = 0 at the frequency of interest. The presence of gate noise current makes 
the selection of Lg a bit difficult. After a simple rearrangement and collection of terms in 
Equation (3.20), we obtain the following terms which are related to inductance Lg 
(04L2c2, (1  co2LgCgs)2  co2Lg cgs(  co2Lg Cgs)
S
 Y 
Rs  gm  5Rs  Rsgm 
Our goal is to make the above expression minimum (so also the noise factor)  at the 
frequency of interest by properly selecting the inductance Lg. By setting the first derivative 
with respect to the inductance Lg to zero, it shows that the above expression is minimum 
and equal to 
1 (1  Ic12)Y13/5 
7+ (3/5 +21c1,/yr3/5  Rsgm 
when 39 
7 + Ickh13/5 (021, C  =  g  gs  (3.21)
y +13/5 + 21c1,Jy13/5 
Now the minimum noise factor is obtained 
R,  v F= 1  +  +  13  Q-2 + 21c1  1113  Q-2  (3.22) Rs  Rs  gin  5Rs  gin  4 5  Rsgm 
(1 Ic12)y[3/5  1 
-Fy 
+  + 21c1V713/5 Rsgm 
Compared to that of the single-transistor CMOS LNA, the minimum noise factor of 
the LC tuned CMOS LNA is lowered by 
(y+ Icl A/y13/5)2  1  RL 
(3.23)
+13/5 + 2ic1 h13/5 Rsgm  Rs 
The parasitic series resistance RL in the inductor introduces additional thermal noise 
which degrades the circuit noise performance. It increases the noise factor by RL/Rs as 
indicated in Equation (3.22). Generally speaking, a large on-chip inductance is  not 
desirable not only because of its low self-resonant frequency, but also because of its large 
parasitic resistance and other shunt parasitics which increase signal loss and  generate 
excessive thermal noise. It is clear from expression (3.23) that the LC tuned CMOS LNA 
achieves better noise performance than the single-transistor CMOS LNA only if 
,  +  APY13/5)2 R < 
1 
(3.24)
L  gm y+ r3/5 + 21c1 Vy13/5 
Taking I cl = 0.35 (Equation (2.10)), for long-channel devices, in which y=2/3 and (3=4/3, 
RL should be less than about 0.54/gm. A lower RL results in  a more significant 
improvement in noise performance for the LC tuned CMOS LNA. Therefore, the quality 
factor of the inductance Lg is critical for the noise performance of the  LC tuned CMOS 
LNA. For a given inductance, less parasitics are desirable. 40 
Now we shall turn to the input impedance of the LC tuned CMOS LNA. Since the 
capacitance Cgs is partly tuned out by the inductance Lg, the gate conductance gg may not 
be negligible. To take gg into consideration, recall that the parallel network of gg and Cgs 
can be converted to the series network of rg and Cgs, where r =1/5g  The input impedance 
of the LC tuned CMOS LNA is then given by 
Zin = RL + rg + jcoLg + 
1 
(3.25) 
1  13/5 + Ici,j713/5  1
 
RL  5g.  y + 13/5 + 21c1,1713/5  icoCgs
 
Note that we can get rid of the capacitive term in the above equation by making 
1  co2LgCgs  = 0 . However, the noise factor is degraded a bit and is given by 
7  Q-2  Q-2 +1 13 F= 1 F  +  (3.26)
Rs  Rs gm  5R,  gm 
+ 2 c I  Yis  RQsg2n, 
3.2.3  Inductive Source Degeneration 
The input impedance matching of a CMOS LNA is a somewhat confusing issue. 
Traditional LNA designs usually utilize conjugate matching between the LNA and the 
signal source to achieve a maximum input power. However, for the CMOS LNA in which 
the output power is determined by the voltage across the input gate capacitance, the 
conjugate matching does not guarantee a maximum output power. From the noise point of 
view, as we discussed before, best noise performance is achieved while the  input 
impedance has a capacitive term (Equation (3.25)). For these reasons, we may expect that 
the input impedance matching is not as useful for a CMOS LNA as it is for traditional 
designs (e.g., GaAs and BJT implementations), because it does not provide the maximum 
power gain while degrading the noise performance. This is not quite true, however. As  a 41 
matter of fact, the LNA's dominant in modern systems, even in CMOS technology, are 
designed to have the input impedance matched to the source impedance, which is typically 
a resistance of 5052. One possible reason for this is that the bandpass filter following the 
antenna (e.g., the duplexer) is usually implemented in a doubly terminated structure, which 
requires the same source and load impedance. If its load impedance (the input impedance 
of the LNA) deviates significantly from its source impedance (50Q), the bandpass filter's 
characteristics may exhibit considerable loss and ripple [49]. 
To obtain an input impedance of 5051 for the CMOS LNA, an inductive source 
degeneration may be used [50]-[51], [10]-[11]. The modified LC tuned CMOS LNA is 
shown in Fig. 3.4, in which an inductance Ls is added between the ground and the source 
of the MOS transistor. This series feedback inductance Ls contributes a noiseless resistive 
part to the input impedance of the CMOS LNA. It is preferred to the resistive feedback 
found in wideband amplifiers for impedance matching, because unlike feedback resistors, 
the inductor Ls does not degrade the noise performance if its parasitics are negligible. It is 
not difficult to show the input impedance of the CMOS LNA has the following form 
Zin = RL + r  + jcoL +  1  + (1 +  gm  + gmrg)  jwLs 
g  g jwC  jwC  g 
(3.27) 
1  gmL  1 =  R L  +  s + jw(Lg + 1.2L )+ 5g.  Cgs  s  jcoCgs 
Here we ignore the parasitic series resistance associated with Ls to simplify the analysis. 
Except for the additional thermal noise that is brought with it, the parasitic series 
resistance with Ls also contributes a real term and a capacitive term to the input impedance 
of the CMOS LNA. 42 
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Figure 3.4:  LC tuned CMOS LNA with inductive source degeneration. 43 
From Equation (3.27), it is clear that two criteria for input impedance matching are: 
g tnL s
R f + 
1  = Rs = 5051  (3.28) 
and 
jco(Lg+ 1.2Ls) + 
1  = 0  (3.29) jwCgs 
Clearly the input impedance can be matched to the source impedance only at  one 
frequency. 
Assuming Equations (3.28) and (3.29) are satisfied by carefully selecting Lg and Ls 
to obtain the matched input impedance, the total output noise current No is now given by 
R,2  gm2 K ±pgggm2[R,2 + 1/ (co2c2s)] 
N = 4kT A  +  (3.30) f[Ygm 4Rs2  4Rs2co2C.2gs 
+ 21cl
 
41?scoCgs
 
where R'=Rs+RL. The output noise current due to the source impedance Rs (Ni. Gain) is 
obtained as 
g..2 Rs 
N. Gain = 4kT4R (3.31)  2 ,"2c2 
s  gs 
The noise factor F of this source-degenerated CMOS LNA can then be obtained as 
No

F = 
N i Gain
 
Q2  1 + Q-2
 v = 1 + +  +  (3.32) Rs Rs gm  5Rs  gm
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+21C141g1
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where 44 
1 Q=  wir cgs 
Compared to Equation (3.22), the noise performance degrades only slightly. 
The major downside of the inductive source degeneration, however, is the 
degradation of the amplifier gain. Neglecting the parasitic resistance RL and the gate 
conductance gg, the effective transconductance Gm of the LC tuned CMOS LNA can be 
expressed as G, = gm Q without the source degeneration, and G,,, = gm- Q/2 with the 
source degeneration. Therefore, the source degeneration results in approximately a 6dB 
loss in the power (or voltage) gain of the LC tuned CMOS LNA. 
3.3  Design Considerations of CMOS LNA 
3.3.1  Optimization of Device Parameters 
The analysis of the previous sections can now be drawn upon in designing the 
CMOS LNA. Our goal here is to develop optimization techniques for CMOS LNA design. 
Particularly, the optimization of the device parameters for minimum noise factor shall be 
discussed. 
To make things easier, we re-write the noise factor formula (3.22) in a simplified 
version 
RL  Q-2  -1c12)13/ 5  1 F = 1+ Rs +  Rsgm+  A  sgm 
(3.33)
RL  d
= 1 +  +
R,  Rs 
where 45 
Q2  (1 Ic12)13/ (57) Fd =  A 
A 
1 
(3.34) 
gm  gm 
and A = 1 + [3 / ( 5  ) + 21c14/(57) 
From the noise factor expression (3.33), it is clear that only the last term Ed depends 
on device parameters. Clearly a large bias current is desired for a low noise factor because 
the transconductance gn, is proportional to the square root of bias current. However, the 
LNA usually suffers from a power consumption constraint, which puts a limit on the 
available bias current. Given the maximum bias current ID, it is still possible to improve the 
noise factor by optimizing other device parameters, such as the device width and length. 
Recall 
gin = ,j21Cox(W/L)ID  (3.35) 
We adopt the long-channel formula to simplify the analysis. Also Q can be rewritten as 
1 3
Q =  (3.36)
coR' cgs  2wR'(Cox WL) 
assuming Cgs = 5(c0x WL). Substituting Equations (3.35) and (3.36) into (3.34), ED 
can then be rewritten as 
(2coR'Cox/3 )2  (1  1,c12)13/(57)  W-0.505 Fd = A  w1-5L2.5 +  (3.37)
V2p.Cox/D  A, 12R Cox/D 
It is clear that minimum channel length L should be used for minimum Ed and thus 
minimum noise factor F. To obtain the optimized device width W, take the first derivative 
of expression (3.37) with respect to W and set  it  to zero. After making tedious 
simplifications, we finally obtain an expression for the width of the optimum device: 
V3(1 Ic12)13/(5y) 
Wopt = 
1 
(3.38) 2A  coR1 CoxL 46 
For a long-channel device, y=2/3, P=4/3. As we know, for a short-channel device, y and 13 
may be much higher and dependent on the bias condition. However, we may assume that 
the ratio 13/y remains roughly constant regardless of the shrinkage of the channel length or 
the variation of biasing. Taking id = 0.35 (Equation (2.10)), then Equation (3.38) can be 
further simplified as 
1 
(3.39)
°Pt  3 coR' C oxL 
This implies 
3 
4.5  (3.40)
Q01)1  aoR'(Cox WoptL) 
The optimized noise factor can then be expressed as 
RL  0.37 
F  ,. 1 +  +  (3.41)
R,  gmR, 
or 
1+ RS + 1.37(1 +ITLX0°)  (3.42) Fmin 
or 
RL  + RL 
min  1+  +  (3,43)
Rs  Rs  4111, 
Equations (3.41) and (3.42) show the relationship between the minimum noise factor 
theoretically achievable and the transistor gm and coT, respectively. Note that gm and (1)7- are 
related to the optimal device width determined using Equation (3.39). In this sense, 
Equations (3.41) and (3.42) may be misleading if not carefully referred. For example, 
given all device parameters except the width, one may argue based on Equation (3.42) that 
increasing u.)7, by reducing the device width would result in better noise performance, 
which is, of course, not true. Equation (3.43), however, is probably most useful for CMOS 
LNA designs in that it shows clearly the dependence of the minimum noise factor on the 47 
basic device parameters, namely, the bias current ID, the channel length L, and the signal 
frequency co. Based on Equation (3.43), basic conclusions can be drawn for CMOS LNA 
design for a minimum noise factor: 
i)	  The noise factor decreases with the shrinkage of channel length. Therefore, a 
minimum channel length should be used in a given technology. It is also 
expected that as the current CMOS technology continues scaling down, the 
noise performance of a CMOS LNA can be further improved and eventually 
will be limited only by parasitic effects associated with the passive compo­
nents, interconnects, or packaging. 
ii) The noise factor decreases with an increase in the bias current ID (power con­
sumption). Therefore, in order to achieve good noise performance, a CMOS 
LNA usually dissipates a large amount of power. 
iii) Given the minimum channel length and the maximum bias current, the device 
width should be chosen using Equation (3.39) in order to achieve the minimum 
noise factor. Please note this optimum device width is frequency dependent. It 
is also a function of the parasitic series resistance RL of the inductance Lg. 
iv) Having chosen the device length and width, we can pick the inductance Lg 
based on Equation (3.21). If inductive source degeneration is employed, induc­
tances Lg and Ls can be determined using Equations (3.28) and (3.29). 
v) Because we must include the parasitic series resistance RL even before deter­
mining Lg, a gradual refinement of the optimum device width and the induc­
tance value is necessary. One may assume RL in SI is approximately equal to Lg 
in nH, for monolithic inductors in CMOS technology, as a starting point. 
vi) The CMOS LNA discussed here has narrowband characteristics. The noise fac­
tor increases as the signal frequency increases. Given a technology and a power 48 
consumption, a CMOS LNA designed for higher-frequency applications would 
have poorer noise performance. 
The foregoing conclusions provide primitive guidelines for narrowband CMOS 
LNA design. However, the design should also be verified and further optimized with the 
aid of computer simulation. Obviously, accurately modeling of the monolithic inductors, 
besides the modeling for high-frequency MOS noise characteristics, would play a critical 
role. 
3.3.2  Fully-Differential v/s Single-Ended 
Most traditional LNA designs are single-ended possibly because the incoming RF 
signal from the antenna is single-ended in nature. However, fully-differential LNA designs 
have become more and more popular recently. As shown in Fig. 3.5, one important 
shortcoming of single-ended LNA architecture is that the ground parasitic impedance has 
significant effect upon the circuit performance. For example, even a small ground 
inductance will significantly change the input impedance of the amplifier and thus degrade 
its performance. In a fully-differential LNA architecture, however, the ground parasitics 
are largely irrelevant to circuit performance because of the existence of a virtual ground if 
differential signals are applied to the LNA. In addition, the single-ended LNA is sensitive 
to any undesired signal or noise coming from other circuitry within the same die. A fully-
differential LNA, on the other hand, exhibits good common-mode rejection to such 
disturbances. This consideration is particularly important in state-of-the-art wireless 
system design, in which efforts are ongoing to integrate the whole transceiver circuitry in 
one single chip. This means that the LNA should work with circuitry containing largely 
mixed-signal function blocks, where both the power supply and substrate may introduce a 
large amount of undesired signal and noise. Another advantage providing by the fully­49 
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Figure 3.5:  Single-ended and fully-differential CMOS LNA's. 50 
differential LNA is that its differential output can be fed directly into the following doubly-
balanced mixer, eliminating the need for the unbalanced-to-balanced conversion between 
them. 
The fully-differential LNA has several drawbacks too. The power consumed is 
twice that of a single-ended counterpart in order to achieve the same gn, or (op Even so, the 
noise performance is still worse because the device noise contribution is roughly double 
that in a single-ended LNA. For example, if a single-ended CMOS LNA has a noise figure 
of 2.5dB for a given power consumption, the fully-differential CMOS LNA would only 
achieve approximately 4dB noise figure even with twice the power consumption. 51 
CHAPTER 4. SILICON-BASED MONOLITHIC INDUCTORS 
Passive devices often determine the overall size, topology, and performance of RF 
circuits. As the size and cost of active devices continue to shrink, improvements in passive 
device performance become more urgent. As shown in the previous chapters, monolithic 
inductors are the key components in the realization of a high-performance CMOS LNA. 
The quality factors of these inductors determine the performance of the LC tuning circuits 
and thus the overall LNA circuit performance. 
Much progress towards the integration of high quality silicon-based inductors has 
been reported [52]-[63]. Although many innovative structures and design techniques have 
been proposed [59]-[63], most monolithic inductors have achieved only moderate quality. 
The basic problem is that since only planar structures are practical in fine-line digital 
CMOS technologies, long metal traces, with unavoidable high resistive losses, are 
required. In addition, a monolithic inductor usually consumes a large die area so that 
significant losses in the conductive silicon substrate due to capacitive and magnetic 
coupling further degrade the performance. 
In this chapter, a review of monolithic inductor implementations is given first, with 
emphasis on spiral inductors, the most widely used silicon-based monolithic inductors in 
RF IC's. Detailed analysis and modeling of the square spiral inductors are then described. 
The model developed can be used directly in an IC simulator, such as SPICE. Based on the 
circuit model, the inductor performance can be analyzed and formulated to facilitate hand 
analysis. In addition, some alternative designs of spiral inductors are also discussed. 52 
4.1  Implementations of Monolithic Inductors 
4.1.1  Active Inductors 
A straightforward way to integrate an inductor is to realize the equivalent 
inductance using active elements [64]-[65], as shown in the general implementation in 
Fig. 4.1. The basic concept here is to convert a capacitive impedance to an inductive 
impedance using transconductors. From Fig. 4.1, the voltage-current relationship can be 
described as 
V  ii/gini  jwC  (4.1)
I  )  gm] gm2 
Hence, the equivalent inductance is 
Le_ =  (4.2) 
gml"gm2 
Leg = 
gml'gm2
 
Figure 4.1:  General implementation of an active inductor. 53 
Active inductors are easily integrated on chip and their size is relatively small and 
independent of the inductance value. On the other hand, passive inductors occupy large die 
area and thus have large parasitics, especially when a large inductance is required. 
Therefore, active inductors can usually achieve larger inductance and higher self-resonant 
frequency. In addition, active inductors are nearly lossless and thus can achieve a high 
quality factor. Moreover, as shown in Equation (4.2), the active inductance is determined 
by transconductances and thus is electronically tunable. This feature is advantageous in 
many RF IC designs such as tunable oscillators. 
Despite the advantages that active inductors may provide, they are not practical for 
LNA design due to their excessive noise contribution which is usually comparable to the 
total noise of an LNA [66]. This adverse feature makes the noise-reducing LC tuning 
network (discussed in Chapter 3) useless. 
4.1.2  Bondwire Inductors 
Bondwire inductors take advantage of the parasitic inductances associated with 
bondwires in an IC package. Due to the low series resistance of the bondwires, high quality 
factor inductors are achievable by careful design. Also since the parasitic capacitance to the 
substrate is reduced to just the capacitance of bondpads, a high self-resonant frequency can 
be realized. 
The self- and mutual inductances of bondwire inductors can be calculated using 
inductance extraction simulators or the first-order formulas given in [67]. A simple 
estimation of the typical bondwire inductance is about 1 nH /mm. A CMOS oscillator design 
using bondwire inductors is described in [68]. The  very low series resistance of gold 
bondwires enables low phase noise and low power designs. 54 
The bondwire inductance is determined by its length and spacing to other 
bondwires. Accurate control of these physical dimensions is difficult even in a modern IC 
technology. Due to fabrication variations and uncertainties, the bondwire inductance 
usually has a fairly large error from that theoretically expected, which makes the design 
unpredictable. Also the relatively low yield and reliability of the bonding process compared 
to chip fabrication processes increases the cost of an RF IC using bondwire inductors. 
4.1.3  Spiral Inductors 
Spiral inductors have been used extensively in microwave integrated circuits 
(MICs) and are usually deposited on a ceramic substrate (hybrid MICs) or a GaAs substrate 
(monolithic MICs). They are also the most widely used monolithic inductors in silicon 
integrated circuits. However, the properties of spiral inductors in silicon technology are 
much different from those in MIC processes because of the different metallization and the 
very lossy silicon substrate. 
Silicon-based monolithic spiral inductors are implemented using one or more metal 
traces (usually aluminum or possibly gold or copper in an expensive process) in square 
spiral structures. As shown in Fig. 4.2, the simplest layout of a square spiral inductor 
consists of a series of spiral turns (four in Fig. 4.2) on the topmost metal layer (e.g., metal3 
in a 3-metal digital CMOS process) to provide the lowest metal resistance and parasitic 
capacitance to the lossy substrate. Connection to the spiral center is made with vias and a 
cross-under of some lower metallization layer, e.g., metal2. 
For a first-order approximation, we may ignore the presence of the lossy silicon 
substrate and calculate the inductance of the silicon-based spiral inductor in similar ways 
for spirals operating in free space as described in [67][69]. However, the performance of 55 
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Figure 4.2:  Layout and cross-section of a square spiral inductor. 56 
practical silicon-based inductors is degraded significantly at radio frequencies by parasitic 
capacitances and resistive losses associated with the conductive substrate. Therefore, more 
accurate modeling of spiral inductors is required for the computer simulation and 
optimization of LC-tuned RF circuits. 
4.2  Modeling of Spiral Inductors 
The accurate modeling of silicon-based spiral inductors requires a complete 
analysis of the self- and mutual inductances and the parasitic resistances and capacitances. 
The most complicated and important effects for silicon technology, the capacitive and 
inductive coupling effects to the conductive Si substrate must also be included. 
4.2.1  Scalable Circuit Model 
To simplify the analysis, and more importantly, to develop a physical and scalable 
lumped-element circuit model, each segment (sixteen in Fig. 4.2) of the spiral inductor is 
treated as a microstrip line that can be represented by a traditional lumped-element ir-model 
including all mutual coupling effects from the other segments [561-157]. A complete 
lumped-element equivalent circuit for a microstrip line is shown in Fig. 4.3. As shown, L 
represents the self-inductance of the microstrip line (a straight conductor) on a silicon 
substrate and the mutual inductance contributed from other microstrip lines in the spiral 
structure. R models the resistive loss associated with the microstrip line, including the metal 
resistive loss and the resistive losses caused by the magnetically induced eddy current in 
the heavily-doped Si substrate. The shunt capacitance Cox. models the oxide capacitance 
between the microstrip line and the substrate. In addition, the substrate parasitics  are 
modeled by shunt capacitance CSC and resistance Rsi. 57 
The lumped-element circuit model for a silicon-based spiral inductor can then be 
formed by correctly connecting the equivalent circuits for all segments (i.e., microstrip 
lines) in the spiral structure. An illustrative example of such a scalable model is shown in 
Fig. 4.4. As we can see, the scalable circuit model for a 2-turn spiral inductor consists of 8 
lumped-element subcircuits (I-VIII as indicated, but only 4 subcircuits I-IV are shown in 
Fig. 4.4), corresponding to 8 microstrip segments in the spiral structure. Please note that in 
addition to the mutual inductive coupling effects which are modeled in L, there are also 
mutual capacitive coupling effects between adjacent microstrip segments through the side­
wall capacitance. These capacitive coupling effects are modeled by the lumped capacitors 
(c) between adjacent microstrip segments [57], as indicated in Fig. 4.4. 
Since the properties of a microstrip line are much better known than those of a spiral 
inductor, the electrical parameters of the lumped-element circuit for a microstrip line can 
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Figure 4.3:  Lumped-element circuit model for a microstrip line. 58 
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be relatively easily determined by numerical analysis or even closed-form expressions 
(theoretical or empirical). Furthermore, since most electrical parameters have a physical 
meaning as discussed before, the lumped-element circuit model for the spiral inductor 
derived in this way can be scaled to reflect changes in dimensions or fabrication 
technology. This approach saves both development time and the cost associated with 
monolithic circuit design. Other approaches to modeling the silicon-based spiral inductors, 
such as parameter fitting of lumped-element equivalent circuits to the measured S-
parameters of many fabricated spiral inductors [62] [70], may obscure some of the circuit 
components, and the model derived is not scalable. 
A detailed discussion of the properties of microstrip lines on a silicon substrate is 
given in the following subsections. An extraction procedure for all the electrical parameters 
in the scalable lumped-element circuit model for the spiral inductor is also described. 
4.2.2  Self- and Mutual Inductance 
Based on the work of Grover [69], Greenhouse developed a set of formulas to 
calculate the inductance of rectangular spiral inductors in free space [67]. For a microstrip 
segment in the spiral inductor, its self-inductance and the mutual inductance from all other 
microstrip segments can be calculated. Only the mutual coupling effects from all other 
parallel microstrip segments need to be calculated; the coupling from perpendicular 
segments is negligible. 
Assuming that the width is much larger than the thickness, the self-inductance for 
a microstrip line is given by [67] 
Lself  =  0.02  /  rln( 2  l
t I +  t + 0.50049]  (4.3)
L  1,1) +  3 60 
where Ls.elf is the self-inductance in nanohenries and 1, w, and t are the length, width, and 
thickness of the microstrip line in micrometers, respectively. Note that the frequency 
dependence due to skin-effect is ignored in this analysis. 
The mutual inductance M between two parallel microstrip lines is a function of the 
length of the microstrip lines and of the distance between them. The mutual inductance 
between the two parallel microstrip lines shown schematically in Fig. 4.5 is given by [67] 
M = 2(M(1 + x)± M(1 + y)- M(x)- M (y))  (4.4) 
and 
M
(1)  = 2 x 10-4  /  [1+1 ±  +  +612+1  (4.5)
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Figure 4.5:  Two parallel microstrip lines. 61 
where M is the mutual inductance in nanohenries and 1, x, and y are the lengths in 
micrometers, and d is the distance in micrometers between the two line centers as 
indicated in Fig. 4.5. Note that the mutual inductance is positive when currents flow in two 
parallel microstrip lines in the same direction and negative when currents flow in opposite 
directions. 
The total inductance L of a microstrip line equals its self-inductance plus the vector 
sum of all the mutual inductances. This method is accurate for the ideal case of the inductor 
in free space with no ground plane present [67]. However, because of the presence of a 
ground plane in a silicon-based technology, the mutual inductances from a mirror spiral 
under the ground plane must also be taken into account for accurate inductance calculations 
[71][72]. In addition, propagation delays around the spiral will cause phase differences 
between the currents in each segment. Both of these effects, not considered by Greenhouse, 
will lower the total inductance of the microstrip line [72]. 
Fig. 4.6 shows the two effects of the image spiral and the phase shift in current flow. 
The image spiral, mirrored by the ground plane and located at distance D from the actual 
spiral, contributes a net negative mutual inductance because the current flow is in the 
opposite direction in the return path. Because of the distributed nature of the spiral inductor, 
there is a phase shift in the current flow along the microstrip segments. At higher 
frequencies, the phase shift increases. As a consequence, for each microstrip line, the actual 
mutual inductance contributed from other microstrip segments is frequency-dependent. 
The mutual inductance adds progressively less to the total inductance as the frequency 
increases and eventually subtracts from the total inductance if the phase shift becomes more 
than 180° (although both positive and negative mutual inductance are affected by the phase 
shift problem, the net effect is a reduced mutual inductance). 62 
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Krafesik and Dawson proposed an improved method to calculate the inductance by 
accounting for the two effects [72]. The image spiral is treated the same as microstrip lines, 
contributing a mutual inductance which can be calculated using the Greenhouse formulas. 
Since usually the length of a segment is much smaller than the signal wavelength 
(otherwise we partition the long segment into several shorter ones), the phase shift along a 
segment can be lumped into a phasor, which is inserted between two connecting microstrip 
segments to account for the phase difference between them. The phasor can be computed 
using the lumped-element circuit model of a microstrip line once other lumped electrical 
parameters are determined. 
The aforementioned method can accurately predict the total inductance and can be 
easily programmed. However, we adopt a three-dimensional inductance extraction 
program, Fast Henry, developed at MIT [73] for the computation of the total inductance of 
a segment. For one segment in the spiral inductor, the self inductance Lif and the mutual 
coupling coefficients (1(1...kn) to other segments can be easily calculated using Fast Henry. 
The effect of mutual inductance contributed from other segments can then be modeled by 
dependent voltage sources as shown in Fig. 4.7. By doing so, the phase shift problem is 
now accounted for in the dependent voltage sources (ki Vi...knVn), where 171... Vn are the 
voltages across the self-inductances of other microstrip segments, which would exactly 
reflect the current flow phase. When imported to a circuit simulator such as SPICE, this 
circuit would accurately model the total effective inductance of the microstrip segment, 
taking into consideration the current phase shift along the spiral. In addition, the image 
spiral effect due to the presence of a ground plane can also be easily computed using 
FastHenry. However, for a highly conductive substrate  as in modern digital CMOS 
technology, it is difficult to determine the effective ground plane. To precisely predict the 
effects of image spiral and eddy current on the total effective inductance, we should know 
the exact location of the effective ground plane. Fortunately, these effects are relatively 64 
small. Hence, for simplicity, we can consider the effective ground plane in the middle of 
the conductive substrate, without a great loss of accuracy in inductance calculations. 
4.2.3  Resistive Losses 
The resistive losses associated with the microstrip line are caused by the metal trace 
resistance and the magnetically induced eddy current in the heavily-doped silicon substrate. 
The metal resistance is approximately constant at low frequencies and can be 
estimated using the sheet resistance data given in the CMOS process specifications. At high 
frequencies, however, the metal resistance becomes frequency-dependent due to the skin 
effect. The exact calculation of the frequency-dependent resistance of a metallic conductor 
self inductance
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with rectangular cross section is complicated and is usually done using numerical methods. 
However, empirical closed-form expressions have been developed by fitting  to 
measurement results [74]. For a rectangular metal trace, assuming 1 is the length, w the line 
width, and t the metallization thickness, the frequency-dependent resistance can be 
expressed as 
R =  (1 + 0.0122X(3 +001x2))  (4.6) 6wt
for X<2.5; and 
0.43093X  1.1147 + 1.2868X R = 
1 
+ 0.0035(- 1  (4.7) 6wt  zw)1.19  1.2296 + 1.287X3  t  )
1 + 0.041 
for X  2.5 ; where 
X = ,12f6liwt 
In the above expressions, 6 andµ stand for the conductivity and the permeability of 
the metal, with typical values of 2.4x107S/m and 41tx107H/m for aluminum in CMOS, 
respectively. These formulas describe the metal resistance with an accuracy within 5% in 
the range w/t < 12 and X < 20 [74]. However, these conditions are not always satisfied 
for silicon-based spiral inductors. For example, in a typical CMOS process with  a 
metallization thickness t of 1.21.1m, the metal width would be limited to w<15p,m to obtain 
an accuracy within 5%. Fortunately, FastHenry can also be used to compute the metal 
resistance including the skin effect with great accuracy. 
There is another frequency-dependent effect, the proximity effect, which will 
increase the metal resistance when metal traces are placed closely. A metal trace carrying 
an alternating current has a changing magnetic field which will cause eddy current losses 
in nearby conductors. These losses are reflected in the form of increased resistance. 66 
Fortunately, for the spiral structures with only a few turns, the influence of the proximity 
effect is relatively small compared to that of the skin effect and therefore can be ignored. 
The resistive loss caused by the magnetically induced eddy current in the 
conductive substrate is difficult to evaluate. For a first-order approximation, the reflected 
resistance increase in the microstrip line due to this loss is proportional to the square of 
frequency and also to the substrate conductivity a. This quadratic dependence on frequency 
has been confirmed experimentally and can be approximated by [75] 
(27402 f Rloss =  A  (4.8)
3 
where A is a geometrical factor and [to is the permeability of free space, 47cxlO 7H/m. It 
can be seen that a higher substrate conductivity and operating frequency result in a higher 
eddy current loss. The highly conductive substrate in CMOS is one of the reasons that 
spiral inductors  in CMOS technology are inferior to those in bipolar or GaAs 
technologies. 
Equation (4.8) gives only a qualitative description of the eddy current loss in the 
substrate. No explicit expression for the geometrical factor A is available. The only possible 
way to calculate the exact eddy current loss is using a 3-dimensional numerical simulator 
for the electromagnetic fields. Due to this complexity in computation,  we turn to 
measurement data for a reasonable evaluation of the eddy current loss. As an example, for 
a substrate resistivity of 0.14Q-cm and thickness of 250[tm, the substrate resistive loss due 
to eddy current is about 0.28Q/mm at 900MHz when reflected in a microstrip line with a 
width less than 80ittm [75]. Here the presence of a lightly-doped epitaxial layer and the 
spiral geometry, which may result in a reduced eddy current loss, is ignored. The final value 
of the resistance R in the lumped-element circuit model of the microstrip segment (Fig. 4.7) 
is then obtained by summing the FastHenry results and the estimated eddy current loss. 67 
4.2.4  Parasitic Capacitances 
For each microstrip segment in the spiral inductor, there is segment-to-substrate 
capacitance C and mutual interline capacitance Cc, as indicated in Fig. 4.4. The analysis 
and calculation of these capacitances has been reported using various techniques [76]-[80]. 
The even- and odd-mode analysis seems to be one simple, effective, yet accurate method 
to calculate the parasitic capacitances associated with a microstrip line [78]-[80]. 
The capacitance between non-adjacent microstrip lines can be neglected with little 
change in the final accuracy. Hence, we shall focus on the analysis of two adjacent 
(coupled) microstrip lines on the silicon substrate. As shown in Fig. 4.8, the total 
capacitance of the coupled microstrip lines is broken into parallel plate and fringing 
capacitances for even-mode and odd-mode, respectively. As shown, CC is the plate 
capacitance per unit length of a microstrip line with width w on a silicon oxide of height h 
and is given by 
C =  Eocrw 
(4.9)
h
 
where E0 is the permittivity of the free-space, 8.854 pF/m, and Er is the relative dielectric 
constant of silicon oxide, 3.9. CI, C2, Cga, and Cgd represent various fringing capacitances 
in even-mode or odd-mode. They have been approximated using simple formulas given by 
Garg and Bahl [80] 
(  CO`-'p 
/1`7're  r C1 = 0.5  (4.10) Z o o 
where Co is the velocity of light in free space, 2.998 x 108  m/s. Ere is the effective 
dielectric constant of the microstrip line and can be given approximately by [81] 
Er + 1  Er 1  1 
Ere  (4.11) 2  2  + 12h/w 68 
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The characteristic impedance Z0 of the microstrip line can then be calculated as [81] 
60 in(8h  w  for w/h < 1 
w  4h) 
Zo = 
Ere 
(4.12) 
12071  for w/h  1 
K.,[w/h + 1.393 + 0.6671n(w/h + 1.444)] 
The expression for fringing capacitance C2 is obtained empirically as [80] 
C 
C2  (4.13) 
1 + A­stanh(8s/h) 
where s is the spacing between the coupled microstrip lines and 
A = exp[-0.1exp(2.33  2.53w/h)]  (4.14) 
Odd-mode capacitance Cga corresponds to the fringing field across the air gap and is 
approximately [80] 
EolC(V) C  =  (4.15)
ga  2 K(k) 
where 
s s/h k =  (4.16) s/h + 2w/ h 
=  k2  (4.17) 
and the ratio of the complete elliptic function K(k) and its complement K(k') is given by 
11n (21 + 
for 0 < k2 < 0.5 
Affe)
K(k') 
(4.18) K(k) 
for 0.5 < k2 < 1 
Capacitance Cgd in odd-mode corresponds to the fringing field  across the gap in the 
dielectric region (silicon oxide) and is evaluated as [80] 70 
[  s  02 r Cgd = 
EoEr in coth  401+ 0.65Ci(s/.0h ,or + 1  2)  (4.19) 
Upon obtaining the even-mode and odd-mode capacitances using Equations (4.9)­
(4.19), the capacitance parameters Cox (segment-to-substrate) and Cc (interline coupling) 
in the lumped-element circuit model of a microstrip segment can be simply calculated as 
2C0x. = (Cp + 2C2) Length  (4.20) 
for the microstrip segments of in-between spiral turns, and 
2C0., = (Cp + C1 + C2) Length  (4.21) 
for the microstrip segments of edge spiral turns (outermost or innermost turns), and 
2C, = [2(Cga + Cgd)  C2] Length  (4.22) 
Since CI is always larger than C2 (Equation (4.13)), the microstrip segments of edge spiral 
turns have a larger Cox per unit length than in-between spiral turns. 
The capacitance expressions given above are derived assuming zero strip thickness. 
For microstrip lines with finite thickness t, the capacitances can be evaluated using the 
concept of effective width [82][83], given by [83] 
weff = w + Aw(1  0.5 e-c1.69°w7At)  (4.23) 
where 
At =  th 
(4.24)
ErS 
and 
t[1 + ln(2h/t)]/Tc  w >2 h > 2t 
Ow =  (4.25) 
+ ln(47cw/t)]/1E  h > w>2t 
27c 71 
Expression (4.23) is valid only for calculating even-mode capacitances when 
s » 2t . Unfortunately, for the spiral structures in silicon technology, this condition is often 
not satisfied. From Equation (4.23), we observe that (weff  w) has a maximum value of 
Aw when s is infinite and decreases when s gets small. Considering Aw to be small 
compared with w, therefore, the influence of the effective width on closely coupled 
microstrip lines (as in the spiral inductors) is negligible. However, the additional odd-mode 
coupling capacitance arising from nonzero strip thickness should not be ignored when t is 
comparable to s. This excess coupling capacitance can be approximately modeled by a 
parallel-plate capacitance [83]. Hence, to account for the finite strip thickness effect, the 
interline coupling capacitance (Equation (4.22)) should be modified as 
= [2(Cga + Cgd)  C2 + Eot/S] Length  (4.26) 
Given Equations (4.9)-(4.21) and (4.26), the capacitance parameters in the lumped-
element circuit model of the microstrip segments can be easily obtained. One thing worthy 
of mention is that unequal effective microstrip lengths should be used for the calculation of 
various capacitances, due to the presence of the spiral corner as shown in Fig. 4.9. 
Specifically, 11 should be used as Length in Equations (4.20) and (4.21), and 12 as Length 
in Equation (4.26) where 12=11 -w-s. 
4.2.5  Substrate Parasitics 
Because the operating frequency is high (in GHz) in RF IC's, the influence of the 
substrate on inductor performance becomes significant and must be modeled carefully. 
However, modeling substrate effects is complicated and numerical analysis is usually used. 
In this subsection, we will discuss the substrate modeling using closed-form expressions, 
as a first-order approximation of the substrate influence on spiral inductor performance. 72 
In addition to the substrate resistive loss caused by magnetically induced eddy 
current as discussed before, the silicon substrate forms a shunt path to ground for the signal 
present in the spiral structures. Fig. 4.10 illustrates a schematic cross-section of the 
substrate in CMOS technology, which consists of a lightly-doped P- epitaxial layer grown 
on a heavily-doped 13+ bulk substrate. For each microstrip segment in the spiral structure, 
the underlying epitaxial layer and bulk substrate can be modeled as an RC network as 
indicated in Fig. 4.10. 
11 
Figure 4.9:  Effective microstrip lengths for the calculation 
of various capacitances. 73 
The bulk capacitance  Cbulk can be ignored here since the heavily-doped substrate 
resistivity is typically very small (about 0.152-cm), which at 900MHz indicates a slow-
wave mode of wave propagation as described in [75]. In other words, the bulk capacitance 
Cbulk  is by-passed by the much smaller impedance Rbuik.  Furthermore, even  Rbuik  is 
negligible due to its small value. Therefore, the heavily-doped bulk substrate  can be 
regarded as a single node [84][85]. 
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Figure 4.10: Schematic cross-section of the substrate in CMOS technology. 74 
The lightly-doped epitaxial layer usually has a resistivity pep between 10Q-cm to 
2052 -cm and a thickness Tel, of about 7pm. Resistance Rsi, the loss caused by the transverse 
component of the conduction current in the epitaxial layer, can be evaluated approximately 
using closed-form expressions given in [75]. For a microstrip segment with width  w and 
length 1, Rs, is given by 
T eff 
=  P eff wi  (4.27) 2 s 
where the effective resistivity peff is 
Pep 
(4.28)
Peff  0.5 + 0.5/i1 + 12Tep/w 
and the effective thickness Teff is 
8T  wIn  eP  for w/Tepl 2it  w  4 Tepj 
Teff  w  (4.29) 
for W /Tep > 1 w  + 1.393 + 0.6671n  1.444)]
 [T  T ep+
 
Please note that Equations (4.28) and (4.29) are somewhat different than those 
given in [75] because we have adopted the improved formulas for the effective dielectric 
constant and characteristic impedance of the microstrip line as given in Equations (4.11) 
and (4.12) respectively [81]. 
Upon knowing Rsi, the shunt capacitance Csi of the epitaxial layer can be obtained 
directly using Maxwell's Equations [86]-[87], from which  we know both the normal 
(resistive) current density J and the displacement (capacitive) current density D as 
determined by the electric field E. Recall that J  =  pep (corresponding to 1/Rsi) and 
D = cocrE (corresponding to CSC). It is obvious that Csi and Rsi are related by 75 
Pep R siC  =  EocrE = E0Erp  (4.30) 
where Er= 11.9 is the relative dielectric constant of the epitaxial layer (Si). 
Please note for pep about 1052 -cm, the time constant RsiCsi is about lOps, indicating 
a cut-off frequency of about 15GHz (at which Csi has the same impedance as Rs1). 
Therefore, for all practical silicon RF frequencies (below 2.4GHz), Csi can be ignored. 
Nevertheless, if the resistivity pep of the epitaxial layer increases so that its cut-off 
frequency is comparable to silicon RF frequencies, Csi should be included for accurate 
simulation of the substrate effects. 
4.2.6  Summary 
We have discussed the extraction of all the electrical parameters for the lumped-
element circuit model of a spiral inductor using the classical microstrip line theory. With 
the aid of a computer program, these electrical parameters can be easily calculated for 
various inductor geometry dimensions and changes in fabrication technology. The scalable 
circuit model shown in Fig. 4.4 can then be built and used directly in standard circuit 
simulators (e.g., SPICE) along with other active and passive RF circuit elements to evaluate 
the complete circuit performance. 
There are a number of other parasitics and higher-order effects which are usually 
negligible but should be taken into consideration when a very accurate inductor model is 
needed. For example, current crowding at the corners of the rectangular spiral adds 
parasitic inductance and capacitance which can be accounted for by a connection of lumped 
elements at each corner node. For frequencies in the low GHz range, this effect is small and 76 
is often neglected [88]. Also, when applicable, temperature coefficients can be added to 
every resistive term in the lumped-element model to simulate the variations of the inductor 
loss with temperature. 
4.3  Inductor Circuit Performance 
The scalable circuit model of a spiral inductor derived in the previous section is 
most suitable for computer simulation but is inconvenient for hand analysis due to its 
complexity. To gain intuitive insight into the parameters' influence on inductor 
performance such as quality factor and self-resonant frequency, a compact circuit model 
should be developed for the inductor to approximate the fully scalable circuit model. It 
should posses great simplicity facilitating the derivation of inductor circuit performance 
and the optimization of more complex RF circuits. 
4.3.1  Compact Circuit Model 
A single 7c-model lumped-element circuit, as shown in Fig. 4.11, has been used by 
many researchers as a compact model for silicon monolithic inductors [52], [57][58], [62], 
[70]. This compact circuit model is similar to that of a microstrip segment we discussed 
before. Usually the electrical parameters in this compact model are estimated by fitting 
experimental measurements. However, the compact circuit model can be established 
directly from the electrical parameters of the fully scalable model using the technique 
described in [57]. 
Referring to the compact circuit model shown in Fig. 4.11, the series inductance L 
and resistance R are simply obtained by summing the series inductance and resistance of 
each individual microstrip segment in the spiral structure. As  we discussed before, the 77 
series inductance of each microstrip segment is frequency-dependent due to the phase shift 
along the spiral. This makes the summation difficult, if not impossible. However, the spiral 
inductor is usually used at an operating frequency well below its self-resonant frequency. 
Therefore, the model accuracy is acceptable for hand analysis even when the phase shift 
along the spiral is ignored. 
Similarly, Cox, Rei, and Csi are estimated as one-half of the summation of shunt 
parasitics in all the microstrip segments. This approach would result in symmetric shunt 
branches in the compact circuit model. From a strictly physical perspective, this is not 
accurate since the inductors are not symmetrical. As a practical matter due to fringing 
effects, the outermost microstrip segments usually have larger shunt parasitic capacitances 
Cc. 
OX 
Figure 4.11: Compact lumped-element circuit model for a spiral inductor. 78 
than the inner ones (Sec. 4.2.4). This difference, however, is small [89], and therefore by 
choosing equal shunt parasitics, we can simplify hand analysis with sufficient accuracy. 
The estimation of side coupling capacitance Cc is difficult. One practical method of 
Cc estimation is by careful parameter fitting, using the fully scalable circuit model as a 
basis. Fortunately, this capacitance can also be ignored without great loss in model 
accuracy because of its typically small impact on inductor performance [52], [57]. 
The compact model is simple and adequate for hand analysis of inductor 
performance. With the aid of a computer optimizer, it is possible to closely match this 
compact model to the electrical characteristics of the fully scalable model by refinement of 
the electrical parameters [57]. Such a refined compact model may be used to replace the 
fully scalable model in a circuit simulator to reduce the simulation complexity. However, 
the parameters of the compact model can not be easily adjusted for slight changes in the 
inductor design because of the nonphysical nature of this simple model. 
4.3.2  Quality Factor and Self-Resonant Frequency 
In this subsection, we shall derive two figures of merit for the inductor circuit 
performance from the compact circuit model; i.e., the quality factor Q1 and the self-resonant 
frequency co,. 
The quality factor Qi of an inductor is defined by the ratio of the power stored in the 
inductive reactance to the total power dissipation in the parasitic resistances. For a first-
order approximation, Qi is given by 
Qi =  (4.31) 79 
based on an equivalent circuit similar to the compact circuit model shown in Fig. 4.11. 
Equation (4.31) is valid only at low frequencies and a significant error is caused by the 
parasitic capacitances of a spiral inductor as the frequency increases. To investigate the 
influence of the parasitic capacitances, we will make use of the formulas for series/parallel 
impedance transformation as indicated in Fig. 4.12 [90]. We can easily obtain a parallel 
equivalent circuit for the compact circuit model of an inductor using these transformation 
formulas. To further simplify the analysis, the coupling capacitance C, and shunt 
capacitance Csi are ignored. The resulting parallel equivalent circuit is shown in Fig. 4.13. 
Based on this equivalent circuit, the quality factor Q/ and self-resonant frequency co, of the 
inductor are easily computed. With one end of the inductor grounded, these two figures of 
merit are given by 
coL( 1  (co/cor)2)  (1  R2Cox/L)
Qi =  (4.32)
R + Rsio)4L2C1+ (coRsiC)2(R + R2/ Rsi) 
where the self-resonant frequency is 
1  ( 1  R2Cox/L \°.5 
wr  =  (4.33)
VLCox\l  RLCox/ L 
Note that the effect of the side coupling capacitance C. can be included simply by 
replacing C with (Cai+Cc) in the above equations since wRsiCo, is usually less than 0.1. 
However, Csi has little impact on the performance as discussed in Sec. 4.2.5 and thus can 
be ignored without significant loss of accuracy. 
As can be seen from Equations (4.32) and (4.33), the quality factor Q1 decreases 
rapidly as the self-resonant frequency cor is approached. When co=0.707cor, the quality 
factor of the inductor will be half that of an inductor without parasitic capacitances. Beyond 
the self-resonant frequency, the quality factor Q/ becomes negative, indicating that the 
inductor eventually becomes capacitive. The self-resonant frequency cor is limited mainly 80 
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Figure 4.13: Equivalent circuit of an inductor's compact circuit model. 82 
by Cox which is inversely proportional to the oxide thickness. It is clear that decreasing R 
and Cox increases both Qt and (pr. This observation confirms the well-known fact that lower 
metal resistivity and thicker oxide are desired for high quality monolithic inductors. 
As a final remark on inductor circuit performance, it should be noted that if the 
spiral inductor is used as a floating inductor, the two shunt branches in the compact circuit 
model are effectively in series with one another. Hence, Equations (4.32) and (4.33) still 
hold provided that Cox and Rsi are replaced by Cox/2 and 2R,i, respectively. As  a 
consequence, the quality factor Qi is slightly improved and the self-resonant frequency co, 
is about 1.414 times higher than with one port grounded (The increase of wr is actually less 
due to the coupling capacitance Cc which remains unchanged in both cases). 
4.4  Alternative Spiral Inductor Designs 
Although rectangular spiral inductors have been widely used, circular spiral 
inductors provide somewhat higher performance. However, due to the layout limitations, 
octagonal spirals are often used to approximate circular spirals. It has been proved that the 
series resistance of a circular and octagonal shaped inductor is smaller by about 10% than 
that of a rectangular shaped inductor with the same inductance value [91]. A 1.8GHz 
CMOS VCO using optimized octagonal spiral inductors was described in [55]. 
There are many other novel spiral inductor designs attempting  to achieve higher 
inductor performance. In this section, we shall investigate several interesting  spiral 
inductors reported recently, with emphasis on the advantages and disadvantages associated 
with these novel designs. 83 
4.4.1  Suspended Spiral Inductors 
As we know, spiral inductor performance is limited by substrate parasitics. 
Specifically, the low self-resonant frequency of spiral inductors caused by substrate 
capacitances would limit their use at high frequencies, and the resistive loss in the highly 
conductive substrate would degrade their quality factor. These characteristic problems ofa 
conductive silicon substrate may be overcome if the area underneath the spiral inductor is 
removed in a post-processing step using selective etching techniques. 
Fig. 4.14 shows a schematic cross-section of a suspended spiral inductor and the 
substrate after selective etching. As can be seen, the selective etching of substrate leaves 
the spiral inductor encased in a suspended oxide layer, achieving a much lower capacitance 
to the substrate. With this selective etching technique, a large inductance value with a high 
self-resonant frequency is feasible. For example, a 100-nH suspended spiral inductor was 
Figure 4.14: Cross-section of a suspended spiral inductor. 84 
demonstrated in [59], achieving a self-resonant frequency of about 3GHz, compared with 
only 800MHz without the selective etching. [8] and [60] have demonstrated the application 
of such suspended spiral inductors in a CMOS RF LNA and an oscillator, respectively. This 
technique also eliminates the resistive losses in the substrate, effectively improving the 
quality factor. The performance of suspended spiral inductors would be limited mainly by 
the metal resistance, the minimized substrate capacitance, and the side coupling 
capacitance. Therefore, suspended spiral inductors in silicon technology would achieve 
performance comparable to those fabricated in GaAs technology (except that metallization 
with lower resistivity such as gold may be used in GaAs technology, while aluminum is the 
only option currently available in standard CMOS). 
Though suspended spiral inductors look promising, they require extra non-standard 
processing steps which result in an increase of the fabrication cost. More importantly, the 
reliability of suspended spiral inductors is in doubt because of the lack of substrate support 
for the oxide and metallization. 
4.4.2  Multilevel Spiral Inductors 
To achieve a low series resistance and thus a high quality factor, multilevel spiral 
inductors have been proposed making use of several metal layers shunted with vias [61]­
[63]. Fig. 4.15 shows the cross-section of such a multilevel spiral inductor with four levels 
of metallization. The multilevel sandwich-like structure simulates a thicker, hence more 
conductive, spiral inductor. By doing so, the series resistance of the spiral inductor is 
effectively reduced and a higher quality factor may be achieved. A 2nH multilevel spiral 
inductor in bipolar technology with measured quality factor approaching 10 at 2.4GHz and 
above 6 at 900MHz was recently reported [61], showing an improvement of up to 100% 
compared with conventional single-level spiral inductors. 85 
Although there is no modification to the conventional wiring metallurgy and no 
need for extra processing steps using this technique, multilevel spiral inductors require at 
least three metal layers to achieve lower series resistance. In addition, the side coupling 
capacitance increases rapidly with the effective metal thickness and the parasitic 
capacitance to the substrate also increases due to the decrease of oxide thickness. All these 
effects lead to a lower self-resonant frequency for multilevel spiral inductors, limiting their 
use at higher frequencies. 
metal 4 
vias 
metal 3 
metal 2 
metal 1 
Figure 4.15: Cross-section of a multilevel spiral inductor in 
a 4-metal process. 86 
4.4.3  Stacked Spiral Inductors 
The Greenhouse formulas [67] predict that for any microstrip segment in the spiral 
structure, more adjacent microstrip segments with same current direction means more 
positive mutual inductances contributing to its total effective inductance. By stacking two 
planar spiral structures, it is possible to take advantage of this observation and improve the 
quality factor of the inductor. 
A 1.8GHz CMOS voltage-controlled oscillator with inductors designed using this 
technique has been recently reported [92]. Fig. 4.16 illustrates a schematic view of such a 
stacked spiral inductor. Compared to one spiral of the same area, the stacked spiral inductor 
Figure 4.16: A stacked spiral inductor. 87 
has a series parasitic resistance about two times higher but achieves an inductance about 
four times higher, considering the fact that the spiral inductance is proportional to the 
square of the number of turns. Therefore, a higher quality factor may be obtained. 
The demerit of stacked spiral inductors is similar to that of multilevel spiral 
inductors. Their self-resonant frequency decreases drastically due to the increase of the 
coupling capacitance between metal segments and the increased parasitic capacitance to the 
substrate. The problem is so severe that stacked spiral inductors may be found to be useless 
for high-frequency applications. 
4.4.4  Spiral Inductors with Active Compensation 
The effective quality factor of a spiral inductor may be raised through active 
compensation [93] -[96]. The principle of this technique is illustrated in Fig. 4.17. As 
Rf = R 
Figure 4.17: Spiral inductors with active compensation. 88 
shown, a positive feedback circuit (current-dependent-voltage-source) is introduced to 
compensate the resistance loss which consequently enhances the quality factor of the spiral 
inductor. It is equivalent to inserting a negative resistor -Rf in series with the inductor. By 
making Rf and the inductor series resistance R equal, the power loss in the spiral inductor 
will be ideally zero, leading to a much higher quality factor. This active compensation 
technique is widely used in bandpass filter designs as it also provides an electronically 
tunable quality factor. 
One thing that should be noted is that although the power loss associated with the 
spiral inductor is reduced using active compensation, the noise actually increases due to the 
presence of the active components. Generally speaking, the use of spiral inductors with 
active compensation should be avoided in LNA designs because of the excessive noise 
associated with them. However, they may find use in the output stage of an LNA where the 
noise contribution from the inductors is suppressed by the LNA gain. 
4.4.5  Spiral Inductors with Ground Shields 
In addition to various interesting spiral inductors discussed before, spiral inductors 
with an appropriate ground shielding have also been reported [97], attempting to  suppress 
the coupling between spiral inductors and the substrate. An improvement up to 25% in the 
quality factor of spiral inductors with patterned ground shields, which are orthogonal to the 
direction of current flow in the spiral, has been measured [97]. These have also been 
extensively used in a CMOS GPS receiver design [98]. However, the use of ground shields 
increases the inductor's parasitic capacitances, resulting in a lower self-resonant frequency. 
The trade-off may not be worth for high-frequency applications. 89 
4.5  Conclusions 
As can be seen from Equations (4.32) and (4.33), lower metal resistivity, lower 
substrate conductivity, and thicker oxide are desired for high quality monolithic spiral 
inductors. Unfortunately, for a chosen CMOS technology, these factors are fixed. For 
example, although substrate losses can be considerably reduced by using a high-resistivity 
substrate or silicon-on-insulator (SOI) substrates [99], they are not available in standard 
digital CMOS technologies. Recently, several novel spiral inductors have been proposed 
using various design tricks. However, while these new designs achieve higher inductor 
performance in one aspect, they usually make a trade-off in other aspects such as the self-
resonant frequency, noise performance, reliability, or cost. 
Inductor performance is also significantly affected by the geometric design. Within 
the constraints imposed by the conventional process technology, we should concentrate on 
the optimized geometry, including metal width, metal spacing, number of turns, center hole 
spacing, and so on, with the aid of computer simulations. Furthermore, for some special 
applications, it is possible to make use of the mutual inductive coupling between inductors 
to achieve higher inductor performance. We shall see in the next chapter, that a transformer 
(two coupled  inductors)  outperforms two independent  inductors  in  differential 
applications. 90 
CHAPTER 5. SILICON-BASED MONOLITHIC TRANSFORMERS
 
The optimization of monolithic inductors is crucially important to obtaining a high 
performance in LNA circuits. The analysis and modeling of monolithic spiral inductors on 
silicon substrates have been discussed in the previous chapter. A number of methods to 
improve and predict their performance are also investigated. It  is found within the 
constraints imposed by conventional process technology that the inductor performance is 
limited due to the metal resistive loss and substrate parasitics. However, as we will see, two 
identical monolithic inductors in differential applications can be replaced by a transformer 
with 1:1 turns ratio for better circuit performance, taking advantage of the strong mutual 
coupling effect between the primary and the secondary inductors. 
In this chapter, a brief introduction to monolithic spiral transformers on a silicon 
substrate is given first, followed by a detailed description of the characterization and 
modeling of a transformer consisting of two identical spiral inductors. Design guidelines 
for transformer optimization are then described based on simulation results. Computer 
simulation is also conducted to compare the circuit performance between various 
transformers and inductors. 
5.1  Introduction to Monolithic Transformers 
Transformers have been widely used in low-power electronic  circuits  for 
impedance matching to achieve maximum power transfer, for voltage/current step-up or 
step-down conversions, and for dc isolation. Monolithic spiral transformers also have  a 
wide variety of potential applications as components  to perform impedance matching, 
signal coupling, and phase splitting functions, in MMIC and silicon RFIC designs [100]­
[103]. 91 
Spiral transformers implemented in a production BiCMOS process with standard 
metallization have been exploited as elements for low-loss feedback and single-ended to 
differential signal conversion in a 1.9GHz receiver front-end [100]. They have also been 
used as matching and coupling elements in an image rejection mixer [101] and a balanced 
amplifier topology [102][103]. However, little has been investigated on the use of a 
transformer as two coupled inductors to achieve better performance in fully-differential 
circuits [13]. As will be demonstrated in the following sections, compared to using two 
independent inductors, there are three advantages to utilizing a transformer in a fully-
differential LNA circuit. First, a transformer with the same equivalent differential-mode 
inductance occupies less die area and thus has less series metal resistance and substrate 
parasitics. Better circuit performance can be achieved especially as the required equivalent 
inductance increases. Second, a transformer provides additional common-mode rejection 
for the fully-differential LNA circuit. Unlike two independent inductors, a transformer has 
a reduced equivalent inductance in the common mode. Hence, the common-mode circuit is 
effectively de-tuned which significantly reduces the common-mode gain. Finally, because 
of the symmetric inter-winding layout of the transformer, substrate noise coupling through 
the parasitic capacitance is more likely to be seen as  a common-mode signal by the 
transformer, leading to a higher substrate noise rejection. 
A monolithic spiral transformer can be formed by a series of turns of thin metallized 
coupled microstrip lines [104]. This structure can be easily changed to realize transformers 
with various turns ratio. It has been analyzed and modeled in [104] and an improved layout 
has been proposed for an amplifier design in [103]. However, this transformer structure is 
not perfectly symmetrical even for 1:1 turns ratio. Since the transformer described herein 
is intended to be used as a substitute for two identical inductors in differential applications, 
a symmetrical structure with identical primary and secondary windings should be chosen. 
By inter-winding two identical spiral inductors, such a transformer can be formed with 92 
inherent symmetry. One possible layout of such a transformer is shown in Fig. 5.1, in which 
the primary and secondary windings comprise two identical spiral inductors. 
As shown in Fig. 5.1, the transformer can simply be viewed as two spiral inductors 
coupled together. Therefore, all the design tricks and analysis methods for the spiral 
inductor can be directly applied to the transformer. Correspondingly, as discussed in 
Chapter 4, suspended spiral transformers, multilevel spiral transformers, and active-
compensated spiral transformers are all feasible. Even a novel stacked spiral transformer is 
physically possible, as illustrated in Fig. 5.2. 
Figure 5.1:  Layout of a transformer consisting of two identical spiral inductors. 93 
Figure 5.2:  A stacked spiral transformer. 
5.2  Modeling of Spiral Transformers 
5.2.1  Scalable Circuit Model 
Modeling of the transformer follows the inductor modeling approach described in 
Chapter 4. The primary and the secondary windings are first partitioned into a series of 
segments of coupled microstrip lines, as suggested in [100], [105]-[106]. A lumped­94 
element circuit model for each segment which is essentially a combination of the n-model 
of two microstrip lines plus mutual inductive and capacitive coupling effects is then 
constructed. Because of the inter-winding structure of the transformer and the conductive 
substrate, there is also a substrate resistive coupling effect between the two coupled 
microstrip lines which should be considered. 
Fig. 5.3 shows a lumped-element circuit model for one segment of the coupled 
microstrip lines. As discussed in Sec. 4.2.2, the inductances L1 and L2 and mutual coupling 
coefficient k can be computed using the three-dimensional inductance extraction program, 
R1
 
Cox2 
si2 
Figure 5.3:  Lumped-element circuit model for two coupled microstrip lines. 95 
Fast Henry. Please note the inductances L1 and L2 include the mutual coupling effects from 
other microstrip lines in parallel (the vertical coupling effects can be ignored). The 
frequency-dependent resistances R1 and R2 represent the metal trace resistances including 
the skin effect, computed using Fast Henry, and the resistive losses caused by the induced 
eddy current in the heavily-doped silicon substrate (proportional to the square of frequency 
and the substrate conductivity), as discussed in Sec. 4.2.3. The shunt capacitance Ca, and 
interline coupling capacitance Cc are estimated from the closed-form expressions given in 
Sec. 4.2.4. Substrate parasitic resistance Rsi and capacitance Csi can be obtained using the 
same techniques described in Sec. 4.2.5. Resistance Rc represents the resistive coupling 
between two microstrip lines in the substrate, which can be approximated using the 
techniques described in [85]. However, this resistance is typically very small because the 
spacing between two coupled microstrip lines is much smaller than the width and length of 
the microstrip lines. Hence, Rc can be treated as a short, resulting in a simplification of the 
lumped-element circuit model for spiral transformers. 
A series connection of the lumped-element circuits for two coupled microstrip lines 
can model a rectangular spiral transformer as shown in Fig. 5.1 and can be employed 
directly in a standard circuit simulator, such as SPICE. As shown in Fig. 5.4, the scalable 
circuit model for a 2-turn spiral transformer consists of four lumped-element sub-circuits, 
corresponding to four segments of coupled microstrip lines in the spiral structure. Please 
note that substrate resistive coupling Rc. is considered as a short circuit. Such a scalable 
lumped-element circuit model of a spiral transformer can be easily scaled to reflect changes 
in the geometry dimensions and the fabrication technology, providing valuable design 
benefits. 96 
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Figure 5.4:  Scalable lumped-element circuit model for a spiral transformer. 97 
5.2.2  Compact Circuit Model 
Similar to that of spiral inductors, a compact circuit model for spiral transformers 
is important for RF designers to gain an insight into the parameters influence on the 
transformer performance, and to facilitate the hand analysis of transformer's circuit 
performance. 
A combination of either it-model lumped-element circuits [106] [107], or T-model 
lumped-element circuits [105], has been used as a compact circuit model for silicon 
monolithic spiral transformers. To make use of the modeling and characterization of spiral 
inductors as described in the previous chapter, a Tc-model circuit is chosen for our purposes. 
As illustrated in Fig. 5.5, the compact circuit model for a spiral transformer is symmetrical 
because the primary and the secondary are identical spirals. All electrical parameters of this 
compact model can be obtained using the technique described in Sec. 4.3.1. The small 
value of substrate coupling resistance R, is considered a short path between the oxide 
capacitances of the primary and the secondary in the compact model. Please note that such 
a compact circuit model for spiral transformers should mainly be used for hand analysis, 
while the fully scalable circuit model should be used in a circuit simulator for accurate 
simulations. 
5.2.3  Quality Factor and Self-Resonant Frequency 
Having established the compact circuit model for spiral transformers, we are ready 
to derive the quality factor Qi and self-resonant frequency co, for the primary and secondary 
of a transformer. Since we intend to use the transformer  as two identical inductors in 
differential circuits, two special cases, i.e., differential-mode and common-mode, shall be 
investigated. For the transformer compact model shown in Fig. 5.5, if equal and opposite 98 
Figure 5.5:  Compact circuit model for a spiral transformer. 
currents flow through the primary and secondary spiral windings (differential-mode) as in 
a fully-differential circuit, the effective inductance of the primary and the secondary coils 
is increased to L  ( l+k)L. On the other hand, if equal currents flow in the same direction 
(common-mode), the effective inductance becomes Leff = (1-k)L. In each mode, the 
transformer can be partitioned into two independent inductors using the concept of a half-
circuit. Fig. 5.6 (a) and (b) show the equivalent half-circuits for a spiral transformer in 
differential-mode and common-mode, respectively. Based on the half-circuits, the quality 99 
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Figure 5.6:  Equivalent half-circuits for a spiral transformer 
in (a) differential-mode; (b) common-mode. 100 
factor Q/ and self-resonant frequency 0),. of the primary or the secondary are easily 
computed as 
co(1 + k)L(1  (co/ o) )2)  R2C 
=  r  1  in differential-mode  (5.1)
R  (1 + k)L) 
where 
R2Cox )° 5 
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and in common-mode, 
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(1) r =  (5.4) 
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In the above derivations, the primary or the secondary is assumed to be grounded at 
one port. When used as a floating transformer, the quality factor Q1 will be slightly 
improved because the self-resonant frequency cur is about 1.414 times higher. Although the 
effect of the interline coupling capacitance Cc is ignored in the above derivations, it can be 
included simply by replacing Cox with (C-1-2Cc) in Equations (5.1)-(5.2). In addition, the 
shunt capacitance Csi has little impact on the circuit performance and is neglected here to 
further simplify the derivations. 
From Equations (5.1)-(5.4), it is clear that decreasing R and C would increase both 
the quality factor Q/ and self-resonant frequency cor of a spiral transformer. Therefore,  we 
can choose a fabrication technology with lower metal resistivity and thicker oxide to 101 
achieve high quality transformers. However, for a given technology, the optimized spiral 
geometry, including metal width, metal spacing, number of spiral turns, and center hole 
spacing, should be carefully investigated with the aid of computer simulation. 
5.3  Optimization of Spiral Transformers and Inductors 
The design of spiral inductors and transformers for a particular application would 
require extensive simulation work in order to determine the optimized geometry layout to 
achieve the best performance within a given technology. In this section, the effects of the 
physical layout upon the inductors/transformers performance and the complex trade-off 
between various layout parameters are investigated using computer simulation. Based on 
the simulation results, a set of guidelines for design optimization of spiral inductors and 
transformers is summarized. 
To conduct the simulation, Mat lab programs (see Appendix A) were written which 
included closed-form expressions for the computation of shunt parasitics C,  Rsi, and 
Csi, derived in Chapter 4. Fast Henry was used for the computation of the self-inductance, 
mutual coupling coefficient, and metal resistance including the skin effect. A standard 
digital process, 3-metal 0.6gm CMOS, was chosen as the fabrication technology. It is 
assumed that only the topmost third-layer metallization is used to implement both the 
transformers and inductors, because it provides the lowest metal resistance and oxide 
capacitance. Table 5-1 lists the MOSIS process parameters used for the computation of the 
electrical parameters of the inductors and transformers. Note that the resistivity and 
thickness of the epitaxial layer and the bulk substrate were estimated based on the available 
process information. 102 
To include the induced substrate resistive loss due to eddy current in the simulation, 
an empirical closed-form expression for its estimation is derived based on the experimental 
data given in [75]. For a substrate thickness of 250pm and resistivity of 0.1452 -cm, the 
equivalent resistance increase reflected in the metal trace due to eddy current loss is 
approximately given by 
Rloss  = 2.8 x 10-22 x f2  c2/1-n)  (5.5) 
where f is the operating frequency. 
Unless otherwise stated, the following simulations were conducted on various 
geometry layouts of spiral transformers in differential-mode. Since the primary and the 
secondary are identical, only layout effects on the circuit performance of the primary 
inductor are investigated. 
Table 5-1: Process parameters of a 3-metal CMOS technology 
Parameter  Value 
Metal 3 resistivity  0.042 52 -gm 
Metal 3 thickness  1.2 gm 
Oxide thickness (Metal 3 to substrate)  4 gm 
Epitaxial layer resistivity  10 Q-cm 
Epitaxial layer thickness  7 p.m 
Substrate resistivity  0.14 a -cm 
Substrate thickness  250 gm 
Oxide dielectric constant  3.9 
Silicon dielectric constant  11.9 103 
5.3.1  Circuit Performance v/s Frequency 
A spiral transformer with 6 spiral turns (3 turns for each inductor with total length 
about 2.2mm), metal width of 20p.m, trace spacing of 21..tm, and center spacing of 100i.tm 
was simulated and its element values were computed. Fig. 5.7 shows the compact circuit 
model at 900MHz for such a transformer. The self-inductance of the primary is about 
1.92nH. The mutual coupling coefficient is 0.73, indicating an effective inductance about 
3.32nH in differential-mode. The coupling capacitance Cc. between the primary and the 
secondary is about 0.07pF. The oxide capacitance Ca, is about 0.21pF, while the substrate 
shunt capacitance Csi is 0.87pF and resistance Rsi is 12g. Please note that Csi and Rsi is the 
combination of substrate parasitics of both the primary and the secondary. Because the 
epitaxial layer is only 71.tm thick and silicon has a higher dielectric constant than that of 
oxide, Csi is larger than Cox. However, Csi can still be ignored due to the small value of Rsi 
(RsiCsi is a constant independent of the geometries). 
Fig. 5.8 shows the simulated results of the circuit performance of the primary 
inductor. As shown, the parasitic series resistance R has a value of 3.8752 at low frequencies 
and increases to 4.6552 at 900MHz due to the skin effect and the eddy current loss in 
substrate. At higher frequencies, where the eddy current loss dominates, the series 
resistance is proportional to the square of frequency, as indicated in Fig. 5.8 where the 
resistance curve shows a slope of 2. When one-end of the spiral is connected to ground, the 
real part of the one-port impedance of the primary inductor is equal to the parasitic series 
resistance R at low frequencies and increases rapidly as the primary inductor approaches 
self-resonance. The imaginary part, on the other hand, first increases and then goes to zero 
at the self-resonant frequency. Beyond the self-resonance, the primary eventually becomes 
capacitive. At 900MHz, the imaginary impedance is equivalent to an inductance of 3.42nH, 
a little bit higher than the series inductance of the primary which is equal to 3.32nH. The 104 
total 6 spiral turns 
each inductor: 3 turns and trace length of 2.2mm 
metal width 201.1m 
x 
/ 
-A 
center spacing 100gm i 
trace spacing 2iim 
Leff =3.32nH L=1.92nH 
R=4.6512 
OX 
Figure 5.7:  A six-turn spiral transformer at 900MHz. 105 
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Figure 5.8:  Simulated circuit performance of the primary. 106 
quality factor of the primary shows a peak value of 5.2 around 1.8GHz and is equal to 4.1 
at 900MHz. The self-resonant frequency, at which the quality factor is equal to zero, is 
about 5.2GHz. 
From the above simulation results, it is clear that the spiral transformer is equivalent 
to two identical inductors in differential applications, each demonstrating a series 
inductance of 3.32nH and a differential-mode quality factor of about 4.1 at 900MHz. 
5.3.2  Effects of Number of Spiral Turns 
A variation in the number of spiral turns has a significant effect on the transformer 
performance. In order to determine this effect, four different transformers, with two, three, 
four, and five spiral turns for the primary and the secondary are computed. Each 
transformer has the same geometry layout except the number of spiral turns. Specifically, 
the metal width is 201..tm, the trace spacing is 21.tm, and the spiral center spacing is 100pm. 
Fig. 5.9 shows the simulation results for the four transformers. It is observed that 
the series inductance and resistance of the primary increases with the number of spiral 
turns. However, the quality factor does not have such a simple relationship with the number 
of turns. As shown, the primary inductors with three and four spiral turns demonstrate 
higher peak values of the quality factor than those with two and five spiral turns. At 
900MHz, the 4-turn primary inductor has the highest quality factor of about 4.7. In 
addition, the substrate parasitics have more significant effects on the circuit performance 
when the number of turns increases. As a direct consequence, the 5-turn primary inductor 
has a self-resonance frequency only about 1.65GHz, while the 2-turn one achieves a self-
resonant frequency higher than 10GHz. 107 
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Figure 5.9:  Effects of the number of spiral turns. 108 
5.3.3  Effects of Metal Width 
The simulated circuit performance of rectangular spiral transformers with metal 
widths of 10pm, 20pm, 30pm, and 40[tm is shown in Fig. 5.10. All transformers have a 3­
turn spiral, a trace spacing of 2gm, and a spiral center spacing of 100prn for both the 
primary and the secondary. 
To maintain the same number of spiral turns, the wider metal trace is also longer, 
which results in a little bit higher series inductance. The inductance dependence on 
frequency is also more significant for the primary inductor with the wider metal trace, as 
can be seen in Fig. 5.10. As expected, the series resistance of wider metal trace is smaller 
at low frequencies where the skin effect and substrate effect are negligible. As frequency 
continues to increase, the eddy current loss in the heavily-doped silicon substrate and the 
skin effect begin to increase rapidly. For a wider metal trace, the increase of these effects 
is faster and eventually its series resistance becomes larger than that of a narrower metal 
trace. As shown in Fig. 5.10, although the series resistance of 40µm -wide metal trace is 
much smaller than that of lOpm-wide trace at 900MHz, it is almost identical to that of 
30µm -wide metal trace due to the skin effect. Beyond 2.5GHz, 40µm -wide metal trace has 
the largest series resistance. In addition, the larger area associated with wider metal trace 
results in a higher parasitic capacitance and thus lower self-resonant frequency. Although 
a wider trace generates a higher peak value of the quality factor, there is no major difference 
between a 30µm -wide trace and a 40µm -wide trace, indicating that further increase of the 
metal width is not an effective way to improve the quality factor. Moreover, the peak 
quality factor occurs at a lower frequency for a wider metal trace. For example, the peak 
quality factor of a 40µm -wide trace occurs around 1GHz while the peak quality factor of a 
1011m-wide trace occurs at around 2.8GHz. For 900MHz applications, it seems that a 
40µm -wide trace provides the optimized design due to its highest available quality factor. 109 
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Figure 5.10: Effects of the metal width. 110 
This is true if the required inductance is only about 4nH. The frequency where the peak 
quality factor occurs decreases as the series inductance increases, as can be seen in Fig. 5.9. 
If a higher inductance is required, a metal trace with width between 20pm-301.tm would 
provide the best circuit performance around 900MHz. 
5.3.4  Effects of Trace Spacing 
The effects of trace spacing on the transformer circuit performance have also been 
investigated. The simulation results of rectangular spiral transformers with trace spacings 
of  31.tm, 511m, and 7[tm are shown in Fig. 5.11. Again, all other layout parameters are 
kept the same, i.e., spiral turns of 3, metal width of 20pm, and spiral center spacing of 
1001im, for the primary and the secondary of the four transformers. 
As can be seen, the variation of trace spacing has little effect on the transformer 
circuit performance. Generally speaking, small trace spacing increases the magnetic 
coupling between each microstrip line and also between the primary and the secondary. 
This will cause an increase of the available inductance for a given metal trace length. 
However, reducing trace spacing also results in an increase of the interline coupling 
capacitance. As a consequence, the self-resonant frequency is decreased. Nevertheless, 
these effects are found to be insignificant. Probably the biggest advantage of reducing trace 
spacing is the conservation of die real estate. 
5.3.5  Effects of Spiral Center Spacing 
To investigate the effects of spiral center spacing  on the transformer circuit 
performance, two transformers with a given primary inductance of about 8nH  in 111 
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Figure 5.11: Effects of the trace spacing. 112 
differential-mode are simulated with center spacings of 50ptm and 1201.1m, respectively. 
The simulation results are shown in Fig. 5.12. 
It is found that larger center spacing results in lower series resistance and higher 
quality factor and self-resonant frequency. As we know, the increase of center spacing 
decreases the negative mutual coupling between opposite sides in the spiral structure. 
Therefore, to achieve the same inductance, the spiral with larger center spacing needs a 
shorter metal trace. As a consequence, the parasitic series resistance and shunt capacitance 
are smaller, which causes an increase in both quality factor and self-resonant frequency. 
However, there is also a down-side that larger center spacing consumes more die real 
estate. 
5.3.6  Simulations v/s Measurements 
In order to verify the accuracy of the simulation, the simulated results are compared 
with the measurement results of two 5nH spiral inductors fabricated in a 0.8-11,m BiCMOS 
process [57]. The technological parameters for the BiCMOS process used for simulations 
are: metal resistivity 0.0352 -Rm, metal thickness 11,im, oxide thickness 5pm, substrate 
thickness 38011m, and substrate resistivity 1052 -cm. Since the substrate resistivity is about 
70 times higher than 0.14Q-cm, the equivalent resistance increase reflected in the metal 
trace due to eddy current loss in the substrate is approximately given by 
Rtoss = 4 x 10-24 x f2  (S2 /µm)  (5.6) 
where f is the operating frequency. 
The simulated quality factors of the two 5nH inductors, with metal widths of 5Rm 
and 151,im respectively, are shown in Fig. 5.13. Compared with the measurement results as 
shown in Fig. 6 in [57], there is an excellent agreement. For the 51,tm inductor, the measured 113 
34 
series inclOctanc6=8nH 
1--1-1.--1--1 
109  id° 
es. 120iim 
ld 
Frequency Hz 
Figure 5.12: Effects of the spiral center spacing. 114 
peak value of the quality factor is coincident with the simulated result, about 5.2 around 
3.5GHz. At 1GHz, the measured quality factor is about 2.4 while the simulation shows a 
quality factor of about 2.2. Around 5GHz, the difference is still within 10%. For the 15pm 
inductor, the measurements are coincident with the simulation results until the frequency 
is higher than that where the peak quality factor occurs. 
0.5	  1  1.5  2 2.5  3 3.5 4 4.5  5 
Frequency, in GHz 
Figure 5.13: Simulated Q-factor for two inductors fabricated
 
in a 0.8-pm BiCMOS process.
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5.3.7  Summary 
As demonstrated in the above simulations, the design of spiral transformers in 
silicon technologies involves a complex trade-off between various geometry layout 
parameters. To facilitate the first-phase design, some qualitative design guidelines for the 
optimization of silicon-based transformers are summarized below. 
i)	  Large inductance values can be achieved by increasing the number of spiral 
turns. However, this results in a low self-resonant frequency limiting the appli­
cations at high frequencies. 
ii) Increasing the metal width will reduce the parasitic series resistance and may 
improve the quality factor. However, the improvement is limited due to the skin 
effect and eddy current loss in the substrate. More importantly, a wider metal 
width results in a lower self-resonant frequency. For applications around 
1GHz, a metal width of between 20-40gm is found to be best for most trans­
former designs fabricated with the technological parameters listed in Table 5-1. 
iii) Minimizing the metal trace spacing would maximize the magnetic coupling 
and the capacitive coupling between microstrip segments (also the primary and 
the secondary). Tight coupling reduces the die area for a given inductance and 
thus the parasitics, except for the interline coupling capacitance which would 
be increased. It is found that this has only a slight impact upon the circuit per­
formance of transformers when operated around 1GHz. 
iv) Increasing the spiral center spacing will improve both the quality factor and 
self-resonant frequency slightly. However, the cost is the die real estate. 
The above design guidelines can also be applied to the optimization of silicon-based 
inductors because there is no difference between the transformers and the inductors in 116 
terms of the layout effects on the circuit performance. These optimization design guidelines 
are useful in the first-phase of transformer and inductor design. However, for best results, 
extensive computer simulations are required. In addition, these optimization guidelines 
should be modified accordingly if the fabrication technological parameters are different 
from those listed in Table 5-1. 
5.4  Comparison Between Transformers and Inductors 
A center-tapped spiral inductor (two coupled inductors with one end tied together) 
has been recently reported to have advantages versus two independent inductors [108]­
[109]. In this section, we shall demonstrate that a silicon-based monolithic transformer 
viewed as two coupled inductors is advantageous in fully-differential applications 
compared to two independent inductors with the same total differential-mode inductance. 
More specifically, the transformer occupies less die area, exhibits smaller parasitics and 
higher quality factor and self-resonant frequency, and thus affords better circuit 
performance. 
5.4.1  Simulation Results 
Various monolithic inductors and transformers, fabricated in a three-metal 0.6i.tm 
digital CMOS technology as listed in Table 5-1, are modeled in order to compare their 
circuit performance. All geometric layout parameters except the number of spiral turns are 
kept unchanged for each implementation of the transformers and inductors. The operating 
frequency is assumed to be 900MHz. Table 5-2 shows the  common geometric layout 
parameters used in the simulation. 117 
Table 5-3 and Table 5-4 summarize the simulation results for three different 
transformers and inductors, respectively. The listed electrical parameters are corresponding 
to the compact circuit models of the spiral transformer and inductor, as shown in Fig. 5.5 
and Fig. 4.11 respectively. Please note that only the electrical parameters for the primary 
inductors of the transformers are listed here. The last column of Table 5-3 and Table 5-4 
shows the total trace length of the primary spirals and the inductor spirals, which is  an 
indication of the die area. 
5.4.2  Differential-Mode Circuit Performance 
Traditionally,  transformers  are  used  for  signal  coupling  or  impedance 
transformation, while independent inductors are utilized if only inductance is required. As 
we shall see, compared to two independent inductors, there are several advantages to 
utilizing a transformer in differential circuits. As shown in Fig. 5.6, the primary  or the 
secondary of a spiral transformer is equivalent to an inductor with effective inductance of 
(l+k)L in differential-mode. From Table 5-3 and Table 5-4, we can see that compared to a 
spiral inductor with the same effective differential-mode inductance, the primary  or the 
secondary of a spiral transformer demonstrates less parasitic series resistance and shunt 
capacitance and occupies less die area. Table 5-5 shows the comparison of differential-
mode circuit performance between the primary inductors and the spiral inductors fabricated 
in the same technology. As can be seen, the primary inductors outperform the spiral 
inductors in differential-mode in terms of the quality factor and the self-resonant frequency, 
for a given effective inductance. For instance, the improvement in quality factor is about 
45%, from 3.5 to more than 5, and about 12% in self-resonant frequency, for an equivalent 
inductance of about 9nH. In addition, the advantage of transformers increases further as the 
required equivalent inductance increases. This  occurs because the transformer takes 
advantage of the strong mutual coupling effect between  two coupled inductors in 118 
Table 5-2: Common geometric layout parameters for transformers and inductors 
Parameter  Value
 
Metal trace width  30 pm
 
Metal trace spacing  31.tm
 
Spiral center spacing  120 Itm
 
Frequency  900 MHz
 
Table 5-3: Simulation results of three transformers (primary only) 
. trace L  R  Cox  Cc  Rsi  Csi k  length (nH)  (Q)  (PF)  (fF)  (Q)  (pF) 
(I-1m) 
0.89  0.59  2.11  0.20  35.3  27.05  0.39  1428 
2.44  0.71  4.40  0.42  79.5  13.03  0.81  2964 
5.18  0.77  7.48  0.71  140.3  7.68  1.37  5028 
Table 5-4: Simulation results of three inductors 
.  trace L  R  Cox  Cc  Rsi  Cs]. 
length (nH)  (Q)  (pF)  (fF)  (0)  (pF) 
(tun) 
1.41  2.58  0.25  19.0  21.90  0.48  1764 
4.17  5.49  0.53  45.9  10.48  1.01  3688 
9.17  9.39  0.89  82.2  6.17  1.71  6258 119 
differential-mode. Therefore, to achieve the same equivalent inductance in differential-
mode, less metal trace length may be used in a transformer. Consequently, there are less 
parasitics and better circuit performance is achieved. Furthermore, due to the differential 
signals, the substrate under the transformer can be considered as a virtual ground as shown 
in Fig. 5.6. As a consequence, the substrate parasitics Rsi and Csi can be ignored (note the 
eddy current loss in the substrate is not affected and is included as part of the series 
resistance R) This further improves the differential-mode circuit performance of the 
transformer. 
5.4.3  Common-Mode Circuit Performance 
A transformer provides additional common-mode rejection for the differential 
applications. As shown in Fig. 5.14, for instance, the transformer provides the required 
equivalent inductance of about 9nH for an LC tuning network of the LNA circuit in 
Table 5-5: Differential-mode circuit performance 
effective  self-resonant 
inductance  quality frequency factor
(nH)  (GHz) 
I 
transformer 
inductor 
1.41 
3.74 
3.03 
8.65 
8.25 
II 
transformer 
inductor 
4.17 
4.99 
3.87 
3.48 
3.15 
III 
transformer 
inductor 
9.17 
5.16 
3.53 
1.80 
1.61 120 
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Figure 5.14: A spiral transformer in a differential LNA circuit. 
differential-mode, achieving a higher quality factor and self-resonant frequency compared 
to two independent inductors. While in common-mode, the equivalent inductance of the 
transformer is decreased to (1-k)L, which is about only lnH. Hence, the common-mode LC 
tuning network is effectively de-tuned at the frequency of interest, which significantly 
reduces the common-mode gain of the LNA circuit. This leads to a higher common-mode 
rejection. Note that two independent inductors are unable to provide this advantage because 
their inductance remains the same in both differential-mode and common-mode. 
In addition, because of the symmetric inter-winding layout  of the transformer, 
substrate noise coupling through the parasitic oxide capacitance is more likely to be seen 121 
as a common-mode signal by the transformer. This would result in higher substrate noise 
rejection for the differential circuits. Nevertheless, additional experimental investigation is 
required to provide further verification of this feature. 
5.5  Conclusions 
We have described the characterization and modeling of spiral transformers in 
silicon technology. Extensive simulations have been conducted to investigate the circuit 
performance of the transformers with layout parameter variations. Design guidelines for 
transformer optimization  are  also summarized based on the  simulation  results. 
Comparisons between transformers and inductors are given to demonstrate several 
advantageous features provided by transformers. 
When utilized in a differential application, it is found that a transformer occupies 
less die area and thus has less parasitic series resistance and shunt capacitance, compared 
to two independent inductors with the same equivalent differential-mode inductance. As a 
consequence, the quality factor and the self-resonant frequency are improved. The 
improvements become more significant as the required equivalent inductance increases. In 
addition, a transformer provides additional common-mode rejection for the differential 
circuits. 
As we know, high quality monolithic inductors present a great challenge to the full 
integration of RF circuits. For differential RF IC's, a spiral transformer provides  a 
promising solution because of its proven advantages. Used as a substitute for two separate 
inductors wherever applicable, e.g., in differential amplifiers, mixers, or band-pass filters, 
a spiral transformer improves the inductance quality and thus the overall circuit 
performance. 122 
CHAPTER 6. CIRCUIT IMPLEMENTATION AND EXPERIMENTAL RESULTS 
Taking advantage of the transformers described in last chapter, a 900MHz fully-
differential LC tuned LNA has been implemented in a standard digital 0.6j.tm CMOS 
technology available through MOSIS. In this chapter, the complete circuit implementation 
and layout description of the CMOS LNA are illustrated. The LNA utilizes three 
monolithic transformers in on-chip tuning and matching networks. Bias current re-use is 
used to reduce the power dissipation and process-, voltage-, and temperature-tracking 
biasing techniques are employed. The experimental results are presented as a conclusion'. 
6.1  Complete Circuit Implementation 
6.1.1  Basic Input Circuit 
Fig. 6.1 illustrates the input circuit of the LC tuned CMOS LNA. As discussed in 
Chapter 3, inductances are required to form series resonant networks with the gate-source 
capacitances of the input transistors M1 -M2 so that a minimum noise figure  can be 
achieved. Spiral transformer T1 is used to provide the required inductances  at the 
differential input gates, taking advantage of the transformer's smaller series resistance and 
shunt parasitics as compared to a conventional design using two independent spiral 
inductors. As has been demonstrated in Chapter 5, a spiral transformer has a higher quality 
factor in differential applications and thus better circuit performance of the LC tuned 
CMOS LNA can be achieved. 
I Portions of this chapter are extracted from: J. J. Zhou and D. J. Allstot, "A fully-integrated CMOS 
900MHz LNA utilizing monolithic transformers," in ISSCC Digest of Technical Papers, Feb. 1998,  pp. 132­
133. Copyright 1998 IEEE. Reprinted with permission. 123 
Transistors M1 -M4 form a cascode input stage which improves the reverse 
isolation of the LNA. As shown, the reverse signal path in the cascode stage contains the 
drain-source capacitance Cds of M3 (or M4) and the gate-drain capacitance Cgd of MI (or 
M2). Since cis is usually much smaller than Cgd, higher reverse isolation is achieved as 
compared to an input circuit without cascoded transistors in which the reverse signal path 
contains only Cgd. Another benefit of the cascode configuration is the reduced Miller effect 
on the input capacitance. In the cascode configuration, M 1 (or M2) is a common-source 
(CS) stage which has a large current gain and a small voltage gain while M3 (or M4) is a 
common-gate (CG) stage which has a unity current gain and a relatively large voltage gain. 
M.3  M.4_1 
cds3-1,  I­ -I 
L 
Cgdl 
Figure 6.1:  Cascode input circuit of the LC tuned CMOS LNA. 124 
1 
Assuming that the total voltage gain of the input circuit is designed to be 20dB, it is not 
difficult to show that the voltage gain of M1 (or M2) is approximately mg.  /gin3 
Therefore, the input Miller capacitance is about (1 + gmi/ g.3)Cgd1, compared to 11 Cgd 
if the input circuit comprises only CS stage M1 (or M2). This advantage is significant 
because Miller capacitance shunts the input RF signal and degrades circuit performance. 
The cascoding transistor M3 (or M4) contributes additional noise to the circuit. 
However, since the impedance seen at the drain of M1 (or M2) is relatively high, about 
1/gds1 at low frequencies and 1/*Cgs3 at high frequencies, the channel thermal noise 
contribution from M3 (or M4) is small compared to that of Ml (or M2). In addition, the 
gate of M3 (or M4) is at ac ground and thus the induced gate current noise of M3 (or M4) 
is negligible. 
6.1.2  Low Power Techniques 
An LNA must provide power gain to the incoming small signal without over-
driving the following down-conversion circuits. If directly driving a 5052 resistive load, the 
input circuit, as shown in Fig. 6.1, can only achieve a voltage gain of about 25gr21 Q , where 
Q is roughly 4.5 for an optimum design (refer to Chapter 3). Even if M1 is biased ata large 
current so that gm] can be as large as 0.03Q-I , the voltage gain will merely be about 10dB. 
Therefore, a driving stage is needed for the resistive load (5052) to achieve a moderate 
power gain (typically 10-20dB). Fig. 6.2 shows a two-stage differential CMOS LNA 
design. It comprises an input stage formed by transformer T1 and Ml-M4 (identical to that 
shown in Fig. 6.1), an interstage transformer T2, and a driver stage formed by M5-M6 and 
transformer T3. Transformer T3 provides a dc path to the supply and tunes out the total 
output capacitance so that the LNA is capable of driving an off-chip 5052 load. 125 
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Figure 6.2:  Two-stage LC tuned CMOS LNA. 126 
As discussed in Chapter 3, an LNA usually consumes a large amount of power in a 
receiving system because a large bias current is required to achieve low noise performance. 
This not only increases the system cost but also causes excessive heat which consequently 
reduces the effective gm and increases the device noise temperature. To reduce power 
consumption, a bias current re-use technique may be employed at a cost of reduced voltage 
headroom [10], [110]. As can be seen from Fig. 6.2, both nodes 1 and 2 are ac grounds. By 
stacking the driver stage upon the input stage, the two stages share the bias current /f, 
effectively reducing the total power consumption while still maintaining the large bias 
current needed for low noise and high power gain. 
The stacked circuit schematic of the CMOS LNA is shown in Fig. 6.3. The output 
driver is a PMOS source-follower pair M5-M6, changed from the NMOS common-source 
pair as shown in Fig. 6.2, with transformer T3. Though PMOS has lower gm than NMOS 
with the same bias current, and a source-follower does not achieve as high of a voltage gain 
as a common-source amplifier, this implementation reduces circuit complexity by allowing 
direct dc coupling between the input and output stages. It eliminates the need for on-chip 
coupling capacitors Cc as shown in Fig. 6.2, which saves die area and avoids potential 
signal losses through the capacitive substrate parasitics. It also eliminates the need for a 
biasing circuit for M5 and M6. The gain loss of the PMOS source-follower pair can be 
compensated by increasing the gain of the input stage. Since the load of the input stage is 
a parallel resonant LC circuit formed by transformer T2, the gate capacitances of M5-M6, 
and the drain capacitances of M3-M4, large voltage gain is easily obtained. 
The interstage transformer T2 serves two purposes in the circuit: First, it forms the 
parallel resonant LC circuit to develop the necessary voltage gain for the LNA. Second,  it 
also acts as a high impedance for ac and a very low impedance for dc signals which makes 
the re-use of bias current feasible. 127 
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6.1.3  Biasing Circuit 
The complete circuit schematic of the LC tuned CMOS LNA, including the biasing 
circuit, is shown in Fig. 6.4. The drains of transistors M5 and M6 are connected to one port 
of transformer T2 which is at ac ground with a dc voltage of Vdd-Vsg(M6) (dc drops in T2 
and T3 are almost the same and yet very small). This dc potential serves as the gate bias 
voltage for M1 and M2 through resistors Rbl and Rb2. Resistors Rbl and Rb2 are chosen to 
be large enough (e.g., 40kS2) so that they block the incoming RF signal from going to the 
ac ground and contribute negligible resistive thermal current noise to the circuit. 
The biasing circuit consisting of transistors M22, M44 and M66 is designed to track 
process, voltage, and temperature variations in generating the gate bias voltage Vbias for 
cascoding transistors M3 and M4. To accomplish this goal, the size of the transistors is 
chosen to be 
1  (/L)22 
1 
(147 L)66 =  ("7 L)6, ("7 =  (W L)2  (6.1) 
where n is  an arbitrary integer number. Also note that Vsg(M66)=Vsg(M6) and 
Vgs(M22)=Vgs(M2). Therefore, the biasing circuit consumes approximately 1 /2n of the 
total bias current and by selecting a large value for n, the power consumed in the biasing 
circuit is negligible. Setting  ( W/L)44 = 
1 ( W/L)4 , we  have Vgs(M4)=Vgs(M44) and 
Vds(Al2)=Vds(M22). The bias voltage Vbias for M3 and M4 is then given by 
Vgs(M44) Vbias = V ds(M7) + V ds(M22) 
(6.2) 
= Vds(A47) + Vds(M2) + Vgs(M4) 
where 
Vds(M7) = VddVsg(M6)Vgs(M2)  (6.3) 129 
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Figure 6.4:  Complete circuit schematic of the LC tuned CMOS LNA. 130 
It can be seen from Equations (6.2) and (6.3) that the bias voltage Vbi tracks power 
supply and transistor threshold voltage (process and temperature) variations with Vds(M7) 
and Vgs(M4). 
It is likely that V bi is near ground and M66 is off during start-up. Transistor M666 
is used to boost Vbias during start-up and thus guarantee a reliable turn-on of the circuit. 
After start-up, M666 is turned off and thus has no impact on the circuit performance. 
6.1.4  Device Parameters 
The CMOS LNA is designed to operate at 900MHz with a power supply voltage of 
3V. To determine the device parameters, we assume the total power consumption is about 
18mW which implies a total bias current of about 6mA, ignoring the power consumed in 
the biasing circuit. 
Based on the design procedures summarized in Chapter 3, we can easily determine 
the optimal values for device parameters. Each MOSFET should have the minimum 0.6iim 
drawn channel length, with 0.51pm and 0.53gm effective channel length for NMOS and 
PMOS device respectively (data from MOSIS). The optimal device width for M1 and M2 
can be chosen based on Equation (3.39). Please note that the effective source impedance 
for the differential inputs is Rs/2=25Q. Assuming the gate inductance has a parasitic series 
resistance of about 6Q, the optimum device width is then given by 
1 
W opt 
3 (DR' CoxL 
(6.4) 
9 
1 
981(tim) 
3 x 27c x 0.9x10 x (25 + 6) x 3.8x10 
15
X 0.5 1 
where Cox is 3.8fF/Ittm2 (data from MOSIS). 131 
Having determined the device width for M1 (or M2), we can select the inductance 
value for transformer Ti based on Equation (3.21) (assuming (3/y=2 and c=0.35j): 
0.6628
L 
g  (co2cgs) 
0.6628  (6.5) 
(27c x 0.9x109)2 x 2/3 x 981 x 0.51 x 3.8x10 15 
= 16.3 (nH) 
This inductance is unrealistic for silicon-based spiral transformers, much less spiral 
inductors. To make a compromise, we may increase the width of M1 (or M2) since the 
noise figure is fortunately not very sensitive to small variations of the optimal device 
width. If the width of M1 (or M2) is chosen to be 1080[tm, a bit larger than the optimal 
value of 981iLtm, the inductance value would be about 14.8nH, still too large to be realized 
using spiral transformers. However, taking the parasitic capacitance of the spiral 
transformer into consideration, the input capacitance of the LNA would be larger than Cgs 
and thus a smaller inductance is required to form the resonance specified in Equation 
(3.21). The input Miller capacitance further increases the input capacitance. Simulation in 
HSPICE using the transformer model established in Chapter 5 has shown that  a 
transformer with series inductance 9.17nH (and series resistance of 7.48C2) achieves  a 
minimum noise figure at 900MHz when the input device is 1080[tm wide. However, 
although the parasitic capacitance of the transformer lowers the requirement for a large 
inductance value Lg, it degrades the noise performance of the amplifier. As a consequence, 
the simulated minimum noise figure, which is about 3dB, is significantly higher than the 
theoretical minimum noise figure of about 2.4dB based on Equation (3.43). 
The cascoding transistors M3 and M4 are chosen to have widths of 4201.tm. Larger 
width would cause an increase in the noise contribution from M3 and M4 due  to the 
increase in Cgs3 and Cgs4, which consequently decreases the impedance seen at the drains 
of M1 and M2. However, smaller width increases the voltage gain of M1 (or M2) and thus 132 
the input Miller capacitance. M5, M6 and M7 are chosen to have the same width as M1 and 
M2. This choice is somewhat arbitrary but their large widths help for low voltage design. 
Refer to the LNA circuit shown in Fig. 6.4. We observe 
Vdd - V gs(M5)+ V gs(M1)+ V ds(M7)  (6.6) 
It is clear the voltage headroom is improved by increasing the device size. Biasing 
transistors M22, M44, and M66 are chosen to be 1/40 of M2, M4 and M6, respectively. 
Therefore the current consumed in the biasing circuit is only about 3mA/40. The size of 
start-up transistor M666 is arbitrarily chosen to be 36/0.6. The resistors Rbl and Rb2 are 
chosen to have a large value of 40kQ, as discussed before. 
Table 6-1  lists  the design parameters of the LNA components. All three 
transformers are laid out on the topmost metal layer (metal 3). Geometry parameters for the 
transformers are listed in Table 5-2, except for the center hole dimension of transformers 
T2 and T3, which is larger (1801.tm). Note that the inductances of transformers T2 and T3 
are limited by the self-resonant frequency and parasitics, although theoretically larger 
inductance are required for resonance. 
6.1.5  Layout Issues 
Special cautions need to be taken for layout in the design of the CMOS LNA. Three 
transformers should be separated as much as possible to minimize the potential interactions 
between them. Finger-gate structures are used for the layout of the large-size transistors 
Ml-M7 to minimize the noise contributed by the gate resistance (see Sec. 2.4). The wide 
gates of transistors M1 -M7 are partitioned into 40 fingers with each finger width listed in 
Table 6-1. For transistors M 1 -M2 (W/L=1080/0.6) with 40 finger gates, the total 
equivalent gate resistance would be 0.37552 if the poly-gate sheet resistance is 452 /square, 133 
Table 6-1: Design parameters of the LNA components 
Parameters 
(W/L) t, (W/1--)2 
(W/L)3, (W/L)4 
(W/1-)5, (Wri--)6 
(W/L)7 
(W/I-)22 
(WI -)44 
(W /L)66 
(WIL)666 
Rb 1, Rb2 
transformer Ti 
transformers T2, T3 
Value 
40 X (27/0.6) 
40 X (10.5/0.6) 
40 X (27/0.6) 
40 X (27/0.6) 
(27/0.6) 
(10.5/0.6) 
(27/0.6) 
(36/0.6) 
401d2 
Leff=9.17nH 
Leff=11.83nH 
compared to 6000 with only one finger gate. Therefore, the thermal noise associated with 
the gate resistance is negligible. 
To avoid substrate noise coupling to the RF circuits through the bonding pads, 
usually a grounded metallic plate underlying the pad oxide is used to short the substrate 
noise to ground [1111. In our case, the differential input pads have N+ diffusions below 
them to form a virtual ground so that any substrate noise coupling into the pads is presented 
as a common-mode signal that is rejected by the differential circuit. 134 
6.2  Simulation Results and Sensitivity Analysis 
HSPICE simulation results of the transformer-tuned CMOS LNA shown in Fig. 6.4 
are summarized in Table 6-2. To demonstrate the advantages provided by the transformers, 
the simulation results of an inductor-tuned LNA with the same device parameters as listed 
in Table 6-1 are also listed. The transformer and inductor models used in HSPICE 
simulations were computed using the approach described in Chapters 4 and 5. It is seen that 
the transformer-tuned LNA outperforms the inductor-tuned LNA, especially in the noise 
figure and the power gain. 
We have shown that transformers are advantageous in the LC-tuned CMOS LNA 
design compared to inductors because transformers have less parasitics (R, Cox, Cc, etc.) 
for a given effective inductance as demonstrated in Chapter 5. This fact indicates that the 
Table 6-2: Simulation Results of Transformer- and Inductor-Tuned CMOS LNA's 
Transformer-Tuned  Inductor-Tuned 
CMOS LNA  CMOS LNA 
Supply voltage  3 V  3 V 
Power dissipation  18 mW  18 mW 
Frequency  900 MHz  900 MHz 
Noise figure  3.0 dB  3.2 dB 
S21  15.0 dB  13.5 dB 
S12  -39.0 dB  -37.4 dB 
Sll  -7.6 dB  -8.1 dB 
1-dB compression (input)  -17.3 dBm  -15.7 dBm 135 
LNA performance is sensitive to the variations of the transformer and the inductor 
parasitics. For example, the series resistances of transformers T1 -T3 have significant effect 
on the power gain (S21) of the LNA. For a first-order approximation, the LNA gain is 
proportional to the quality factor of the input gate capacitance which is given by 
Q = 
1 
(6.7)
co(Rs+RLI)Cgs 
where Rs is the source impedance (25Q for the half circuit of the differential LNA) and 
ki is the series resistance of the primary or the secondary of transformer Ti. The LNA 
gain is also proportional to the output impedance which is significantly affected by the 
parasitic resistances and capacitances of transformers T2 and T3. The sensitivity of the 
LNA gain to the parasitics RL, Cox, and C, of transformers T 1 -T3 are simulated and 
demonstrated in Fig. 6.5, where the effects of positive and negative variations of 20% 
from the nominal values of RL, Cox, and Co of transformers T1 -T3 are shown. Note that for 
transformer T 1 ,  the nominal values of RL, Cox., and Cc are 7.4852, 0.71pF, and 140.3fF, 
respectively, 
It is seen from Fig. 6.5 that the LNA power gain is most sensitive to the variation 
of parasitic resistances of T1 -T3 and has an 8% deviation from the nominal 15dB power 
gain when parasitic resistances of T 1 -T3 are varied by 20%. Oxide capacitances of T1 -T3 
also have a significant effect on the LNA performance. However, the effect of the interline 
coupling capacitances of Tl-T3 is relatively small. From these observations, it is concluded 
that accurate modeling of monolithic transformers and inductors, especially the estimation 
of the series resistances and oxide capacitances, is crucially important to predict the 
performance of the LC-tuned CMOS LNA. Since the circuit parameters of monolithic 
transformers and inductors are sensitive to some process variations, such  as metal 
resistivity and oxide thickness variations, it is expected that the performance of the LC 
tuned CMOS LNA would suffer severely from these process variations. 136 
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Figure 6.5:  Sensitivity simulations of the LC tuned CMOS LNA. 
6.3  Experimental Results 
Fig. 6.6 shows the chip micrograph of the 900MHz LNA integrated in a standard 
digital 0.61tm CMOS process available through MOSIS. To exclude the package effects on 
performance, the tests were conducted with the die directly attached to a test board using 137 
Figure 6.6:  Chip micrograph of the CMOS LNA. 138 
pad-to-board wire bonding. External RF baluns were used at the LNA input and output to 
perform the necessary single-ended/differential conversions. 
The measured noise figure of the LNA is 4.1dB at 900MHz, higher than the 
simulated results in HSPICE, which is about 3dB. This is partly explained by the fact that 
the actual third-layer metal resistance, measured at 50mQ/square (0.0652 -pm), is 43% 
higher than the data (0.042Q-mm) we obtained through MOSIS and used for the simulation, 
as listed in Table 5-1. The series resistance in transformer Ti is measured at about 10.70, 
compared to 7.4852 as simulated. This corresponds to an increase of about 0.13 in the 
amplifier's noise factor, even not considering the consequent deviation from the optimum 
condition. With this metal resistance, HSPICE simulation shows the LNA has a noise 
figure of 3.3dB. The hot carrier effects and other short-channel effects, which accordingly 
increase the noise coefficients, y and 13, could be attributed to the remaining difference of 
0.8dB between the measured and the simulated noise figure. Also other higher-order effects 
such as substrate distributed resistance and balun losses may further degrade the measured 
noise performance. Because the noise model implemented in HSPICE does not include any 
of these effects, the simulated result is expected to be a bit too good. Some simple 
calculations based on Equation (3.43) show how the noise performance suffers from these 
effects. For example, taking the transformer's series resistance of 10.7Q into consideration, 
the theoretical minimum noise figure of the CMOS LNA increases from 2.7dB to 4.4dB if 
y increased from 2/3 to 2, and to 3.9dB if y increased from 2/3 to 1.5. Unfortunately, we do 
not have enough knowledge to accurately predict y, other than some previous experimental 
studies [23]. Further exploits in depth on the physical nature of short-channel devices need 
to be performed for CMOS RF applications as the current technology continues scaling 
down. 139 
The measured forward power gain (S21) and reverse isolation (S12) of the CMOS 
LNA are shown in Fig. 6.7. The forward power gain achieves 12.3dB at 900MHz while the 
reverse isolation has a value of -33.0dB. The curve of the forward power gain clearly shows 
a bandpass characteristic with a peak value of 13.5dB at the center frequency around 
880MHz. Worthy of mention is that the bandpass curve demonstrates a quality factor of 
about 6.3 while the transformer we designed achieves a simulated quality factor of 5.2. This 
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Figure 6.7:  S21 and S12 measurements. 140 
indicates the three transformer-tuning networks, which can be viewed as in cascade, 
increase the selectivity of the LNA circuit. 
The measured input reflection coefficient S 11 is -6dB at 900MHz. As discussed in 
Chapter 3, the input impedance of the LC tuned CMOS LNA contains a resistive term, 
about RL+1/5gin=1752, and a capacitive term. For perfect input matching, inductive source 
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Figure 6.8:  1-dB compression point measurements. 141 
degeneration may be employed to increase the resistive term to 2552 (the effective source 
impedance for half circuit of the differential LNA). However, this will cause a power gain 
loss of about 6dB. Also it is difficult to eliminate the capacitive term of the input impedance 
due to the presence of inductor parasitics. 
Fig. 6.8 shows the measured 1-dB compression point at 900MHz. The power gain 
of the LNA drops by 1 dB to 11.3dB at the input power of about -16dBm. As discussed in 
Chapter 3, this indicates the input-referred third-order intercept point (IIP3) of the LNA is 
about -6dBm or higher. 
The LNA dissipates only 18mW from a single 3V supply, thanks to the re-use of 
the bias current. It occupies 2.88mm2 in a 3-metal 0.61..tm CMOS technology and almost 
90% of the die area is used by the three transformers TI -T3. It is clear that not only the 
transformer quality is critical to the circuit performance, but also its size is a significant 
factor for the system cost. 
The experimental results for the CMOS LNA in a 5052 test environment are 
summarized in Table 6-3. The simulation results of the CMOS LNA using the new models 
of transformer T1 -T3 computed using the measured metal resistivity (0.0652-pm) are also 
listed for comparison. 142 
Table 6-3: Measured and Simulated LNA performance 
Supply voltage 
Power dissipation 
Frequency 
Noise figure 
S21 
S12 
S 11 
1-dB compression (input) 
Technology 
Die area 
Measurements 
3 V 
18 mW 
900 MHz 
4.1 dB 
12.3 dB 
-33.0 dB 
-6.0 dB 
-16.0 dBm 
3-metal 0.611m CMOS 
2.88 mm2 
Simulations 
3 V 
18 mW 
900 MHz 
3.3 dB 
12.8 dB 
-39.0 dB 
-8.3 dB 
-15.1 dBm 143 
CHAPTER 7. CONCLUSIONS
 
Current implementations of wireless communication systems usually use a mix of 
technologies. GaAs devices are commonly used in the RF front-end, i.e., low noise 
amplifiers, mixers, and power amplifiers, because of their high intrinsic mobility and high 
fT. Also the semi-insulating substrate of GaAs allows for integration of high quality passive 
components. Bipolar or BiCMOS is mainly used for IF applications and possibly for 
applications up to RF with modern processes having fT up to around 30GHz. CMOS is a 
natural choice for mixed-signal applications and has been mainly used for the baseband 
signal processing. 
Implementations of future generation wireless transceivers will likely be highly 
integrated for low cost, low power, and small size while still meeting increased 
performance demands. The CMOS solution is attractive because of its potentially lower 
cost, driven by the digital VLSI industry. However, innovative circuit techniques are 
required for high RF performance because CMOS devices, though achieving greater and 
greater fT's in recent years, are still inferior to the Bipolar or GaAs counterparts. 
In this thesis, we have explored the possibility of CMOS implementations of a 
critical RF front-end circuit, the low noise amplifier (LNA). A critical problem faced in the 
design of RF CMOS LNA's is the inaccurate high-frequency noise model of MOSFETs 
implemented in circuit simulators such as SPICE. To address this problem,  we have 
investigated various noise sources associated with a MOSFET. It is found that two noise 
sources, i.e., the channel thermal noise and the induced gate current noise, are of significant 
importance at RF frequencies. A small-signal noise circuit model that includes both of 
these two noise sources was then developed for circuit analysis and simulations. Having 
been in such a good position, we then turn to the study of the basic principles of CMOS 144 
LNA design. Theoretical analysis of various amplifier architectures using the improved 
noise circuit model has demonstrated that a CMOS LNA utilizing a series LC resonant 
network at its inputs has the best possible noise performance. We have also described 
optimization techniques and summarized design guidelines and procedures for the LC 
tuned CMOS LNA. 
However, full integration of CMOS LNAs still presents a challenge. As the study 
led to the conclusion that inductors are critically important in achieving low noise 
performance, they turn out to be one bottleneck in fully-integrated RF CMOS designs due 
to the poor quality factor of silicon-based monolithic inductors. Beginning with a review 
of various implementations of monolithic inductors, we described the detailed analysis and 
modeling of square spiral inductors. The inductor performance was also analyzed and 
formulated to facilitate hand analysis. It was concluded that the quality factor and self-
resonant frequency of a monolithic spiral inductor are mainly limited by the parasitic series 
resistance and shunt capacitance as constrained by the standard digital CMOS process. 
Further study has demonstrated some advantages provided by monolithic transformers 
consisting of two identical spiral inductors. Analysis and modeling of silicon-based 
monolithic transformers were presented and it  was shown that in fully-differential 
applications, a monolithic transformer occupies less die area and achieves higher quality 
factor compared to two independent inductors with the same total effective inductance. It 
was also shown that monolithic transformers improve the common-mode rejection of the 
differential circuits. Design guidelines for transformer optimization were also described 
based on extensive simulation results. 
Taking advantage of the transformer, a fully-integrated 900MHz LNA in 0.61.tm 
CMOS, utilizing three monolithic transformers for input and output tuning, has been 
demonstrated. The complete circuit and layout description were presented. A bias current 145 
re-use technique was used to reduce the power dissipation, and process-, voltage-, and 
temperature-tracking biasing techniques were discussed. Experimental results show that at 
900MHz, the LNA dissipates 18mW from a single 3V power supply and provides a 4.1dB 
noise figure, 12.3dB power gain, -33.0dB reverse isolation with a 1-dB compression point 
at -16dBm, while requiring no off-chip components, other than baluns for testing. 
As this work has demonstrated, CMOS technology is a promising and feasible 
solution to full integration of RF front-end circuits, which will eventually lead to a fully-
integrated wireless communication system in future. As mainstream digital CMOS 
technology continues scaling down (0.1 micron CMOS devices with f7-' s of around 
100GHz have been reported [112]), the performance of RF CMOS circuits such as the LNA 
will continue to improve. It is also expected that monolithic transformers can be employed 
in other RF differential circuits such as bandpass filters and oscillators, to achieve higher 
quality factor and thus better circuit performance. 
Nevertheless, several critical issues remain to be addressed. First, much more work 
needs to be carried out on the short-channel effects on MOSFET performance; particularly, 
the noise characteristics. Experiments have shown that the noise performance of  a 
MOSFET is significantly influenced by hot carrier effects but the mechanism is not yet 
completely understood. 
Second, circuit simulators should be developed to accurately predict the MOSFET 
noise performance at radio frequencies so that RF CMOS circuit designs can be optimized 
with maximal accuracy and minimal endeavor. 
Third, limitations on the RF performance imposed by the CMOS processes should 
be explored in order to make improvements by adapting new architectures or modifying the 146 
process itself. Specially, techniques should be investigated for realizing high quality 
monolithic inductors and transformers which are mainly limited by current digital CMOS 
processes and only achieve quality factors of about 3 and 5 respectively, as been 
demonstrated. Though many novel structures and processes have been proposed, thicker 
oxide and higher-conductivity metallization (gold or copper) seem to be more promising 
and practical in future CMOS technologies. 
Finally, the effects of finite conductivity of the silicon substrate on the RF 
performance, of both the active and passive devices, should be investigated in more depth. 
Accurate substrate and package modeling and simulation methodology are needed to 
predict their effects upon circuit and system performance. 
Given the strong motivation and intense interest in CMOS RF IC's, we believe that 
continued progress and improvements will be made. Prospects for a single-chip transceiver 
in a low-cost, low-power, and high-integration CMOS technology are excellent. 147 
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Appendix A Mat lab Programs for Inductor and Transformer Simulations 
The use of computer analysis and optimization programs is of great importance in 
the design of monolithic inductors and transformers. In this appendix, the Mat lab programs 
which include closed-form expressions for the computation of shunt parasitics C, Cc, Rsi, 
and Csi, derived in Chapter 4, to conduct the simulation and optimization for monolithic 
spiral inductors and transformers are illustrated. The programs also generate the input files 
to Fast Henry which is used for the computation of the self-inductance, mutual coupling 
coefficient, and metal resistance including the skin effect. 
A.1  Programs for Inductor Simulations 
The main program is  ind_simulation.m which takes the number of turns, the 
center hole spacing, the trace width, the trace spacing, and a file name as the input 
parameters. Its output is a graphical presentation of the inductor's quality factor, self-
resonant frequency, and one-port impedance, as illustrated in Chapter 5. Its subroutine, 
z 0 input .m generates an input file to Fast Henry for the computation of the inductance and 
metal resistance including the skin effect of the inductor. It also invokes parasitics .m to 
calculate the inductor parasitics C, Cc, Rsi, and Csi. and draws a 3-D plot of the inductor. 
All programs are listed below. 
indsimulation.m
 
function ind_simulation(n,center,w,d,fname); 
%% function ind_simulation(n,center,w,d,fname); 
%% w=the trace width; n=the number of turns (any positive real number); 
%% d=the spacing between adjacent traces; 
%% center=the center hole spacing (between center lines of traces); 
%% fname=output filename 
%% simulations for spiral inductors; 157 
henry=[fname, '.henry']; 
par=[fname, '.par']; 
%% generating input file to Fast Henry; dumping the output to fname.henry; 
%% computing the parasitics; dumping the outputs to fname.par 
zOinput(n,center,w,d,fname); 
%% read in data from output files: fname.henry and fname.par
 
fid= fopen(henry,'r' );datl=fscanf(fid,'%f' );
 
fid=fopen(par,'r');dat2=fscanf(fid,'%f');
 
nl=size(dat1,1);n2=size(dat2,1);
 
Cox=dat2(1:5:n2); %% in pF
 
Cc=dat2(2:5;n2);%% in pF
 
Csi=dat2(3:5:n2);%% in pF
 
Rsi=dat2(4:5:n2);%% in ohm
 
length=dat2(5:5:n2);%% in um
 
freq=dat1(1:3:nl) *le-9;%% in GHz
 
resistance=dat1(2:3:n1);%% in ohm
 
inductance=dat1(3:3:n1)./freq/2/pi;%% in nH
 
%eddy current loss; changed with different technologies
 
R1oss=freq.^2*2.8e-4;%% ohm/um; Ref: Hasegawa et al
 
%% total series resistance
 
Rt=resistance+Rloss*length;%% in ohm;
 
%% computing the quality factor, the self-resonant frequency,
 
%% and the one-port impedance
 
m=4; %% determine m by gradual refinement, fitting to scalable models
 
for i=1:n1/3,
 
[Q(i),Fr(i),imag_imp(i),realimp(i)]=q(freq(i),inductance(i),Rt(i),Cox,Cc/m,Rsi); 
end 
%% plotting the quality factor, the self-resonant frequency,
 
%% and the one-port impedance
 
figure;
 
subplot(311);
 
semilogx(freq*le9,real_imp,'-',freq*le9,Rt,'--');
 
grid on;
 
ylabel('Real Impedance Ohms');
 
axis([1e8 1e10 0 265]);
 
subplot(312);
 
semilogx(freq*le9,imag_imp, '-',freq*le9,inductance,'--' );
 
grid on;
 
ylabel(Imaginary Impedance nH');
 
axis([1e8 le10 -7 9]);
 
subplot(313);
 
semilogx(freq* le9,Q);
 
grid on;
 
ylabel('Quality Factor');
 
axis([1e8 le10 -1 6]);
 
xlabel(`Frequency Hz');
 
fclose(`all'); 158 
zOinput.m 
function zOinput(n,center,w,d,fname); 
%% function zOinput(n,center,w,d,fname);
 
%% Fast Henry input file generator;
 
%% inductor computation using fasthenry and parasitics.m
 
%% inductors structure--2D
 
%% 03/28/97
 
%% w=the trace width; n= the number of turns(any positive real number);
 
%% d=the spacing between adjacent traces;
 
%% center=the center hole spacing (between center lines of traces);
 
%% fname=output filename
 
%%
 
%% process information
 
rho=0.042;  %% metal resistivity; ohm-urn 
h=1.2;  %% trace height; urn 
%% 
node= ceil(4 *n +l); %% number of nodes 
spacing=w+d;  %% spacing between two center lines of metal trace 
radius=(ceil(n)-1)*spacing+center/2; 
length1=0; %% total length of in-between microstrip lines, urn 
length2=0; %% total length of outer-most microstrip lines, um 
length3=0; %% total length of inner-most microstrip lines, um 
%% generate (x,y) 
m=n-floor(n);
 
x(node)=0;
 
y(1)=-radius;%% if m==0, this defines y(1);
 
if (0<m & m<=0.25) 
y(1)=-radius; 
x(1)=(2*radius-spacing)*m*4+spacing-radius; 
Y(2)=Y(1);
elseif (0.25<m & m<=0.5) 
y(1 )=2*radius*4*(m-0.25)-radius; 
x( 1 )=radius; 
y(2)= radius; 
x(2)=radius; 
Y(3)=Y(2);
elseif (0.5<m & m<=0.75) 
y(1)=radius; 
x(1)=(-2)*radius*4*(m-0.5)+radius; 
y(2)=radius; 
x(2)=radius; 
y(3)=-radius; 
x(3)=radius; 
Y(4)=Y(3);
elseif m=0 
x(1)=-radius; 
y(1)=(-2)*radius*4*(m-0.75)+radius; 
y(2)=radius; 
x(2)=-radius; 
y(3)=radius; 
x(3)=radius; 159 
y(4)=-radius; 
x(4)=radius; 
Y(5)=Y(4):
end 
j=ceil(4*m)+1; 
for i=j:4:node-1, 
x(i)=ceil((i-1)/4)*spacing-radius; 
x(i+1)=x(i); 
x(i+2)=-x(i); 
x(i+3)=x(i+2); 
y(i+1)=x(i+2); 
y(i+2)=x(i+2); 
y(i+3)=-x(i+3); 
y(i+4)=y(i+3); 
end 
%%
 
%% generate fasthenry input file: fname.inp
 
filename=[fname c.inp'];
 
fid = fopen(filename,' w');
 
dd=date; tt=fix(clock);
 
fprintf(fid, '*** planar spiral inductors--2D ***\n\n');
 
fprintf(fid, '*** %d:%d:%d PST, %s ***\n\n', tt(4),tt(5),tt(6),dd);
 
fprintf(fid, '.units um\n');
 
if w>25 
fprintf(fid, '.default z=0 w=%d h=%2.4f rho=%2.4f nhinc=1 nwinc= 7 \n \n \',w,h,rho); 
else 
fprintf(fid, '.default z=0 w=%d h=%2,4f rho=%2.4f nhinc=1 nwinc= 5 \n \n \',w,h,rho); 
end 
fprintf(fid, '*** zOinput(n=%d, center=%d, w=%d, d=%d, %s)\n\n', n,center,w,d,fname); 
fprintf(fid, '*** spacing between two lines: d=%dum\n\n\n',d); 
substrate(1.5*radius,x,y,0,0,w,filename); 
if m==0 
j =5; 
end 
for 1=1:node, 
fprintf(fid,'n%d x=%4.2f y=%4.2f\n',i,x(i),y(i)); 
if (i<=5 &i>1) 
length2=length2+(abs(x(i)-x(i-1))+abs(y(i)-y(i-1))); 
elseif (i<=node & i>node-4) 
length3=length3+(abs(x(i)-x(i-1))+abs(y(i)-y(i-1))); 
elseif (i<=node-4 & i=1) 
lengthl=length1+(abs(x(i)-x(i-1))+abs(y(i)-y(i-1))); 
end 
end 
fprintf(fid,' \n\n'); 
for i=1:node-1, 
fprintf(fid,'e%d n%d n%d\n',i,i,i+1); 
end; 
fprintf(fid,' \n\n'); 
fprintf(fid,' .external n1 n%d \n' , node); 160 
fprintf(fid,' \n\n.freq fmin=1e+08 fmax=1e+10 ndec=9\n\n.end\n'); 
%%
 
%% fasthenry computation:output fname.henry
 
evala' !fasthenry -S  fname " filename]);
 
outputl= [fname `.henry'];
 
evala' !awk -f ind_henry.awk Zc_' fname `.mat >>' outputlp; 
%%
 
%% parasitics computation:output fname.par
 
cl.(lengthl+length2+1ength3)*w*O.0092; 
length.(lengthl+length3)+(w+d) *ceil(4*(n-1)); 
if length<0 
length=0; 
end 
[Cox, Cc, Csi, Rsi]= parasitic(w,d, lengthl ,length2,length3,length); 
total_length=length1+1 ength2+1ength3; 
output2= [fname '.dat' [; 
fid = fopen(output2,'a'); 
fprintf(fid,  planar spiral inductors--2D \n'); 
fprintf(fid, '*** %d:%d:%d PST, %s ***\n\n', tt(4),tt(5),tt(6),dd); 
fprintf(fid, '*** z0input(n = %d, center=%d, w=%d, d=%d, %s)\n\n', n,center,w,d,fname);
 
fprintf(fid, '*** estimated capacitance: c1=%2.4ftF\n\n\n',c1);
 
fprintf(fid, length1=%2.2fum length2=%2.2fum length3=%2.2fum length=%2.2fum\n\n', length],
 
length2, length3, length);
 
fprintf(fid, `totallength= %2.2f um\n\n', total_length);
 
fprintf(fid, 'Cox= %2.4f pF Cc= %2.4f pF Csi= %2.4f pF Rsi= %2.4f ohm\n\n\n',Cox, Cc, Csi, Rsi);
 
output3=[fname `.par'];
 
fid = fopen(output3,'a');
 
fprintf(fid, '%2.4f %2.4f %2.4f %2.4f %2.2(\n',Cox. Cc, Csi,Rsi,total_length);
 
fclose(`all'); 
%% 
%% 3D plot; 
xmax= max([max(x),max(y)]); 
xmin= min([min(x),min(y)]); 
figure; 
polyfill(0,node,h,w,x,y,'y'); 
axis([xmin ,xmax,xmin,xmax,xmin /4,xmax /4]);
 
axis(`equal');
 
axis off;
 
hold off;
 
%%
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q.m
 
function [Q,fr,imag_imp,real_imp]=q(f,L,Rt,Coxx,Cc,Rsi); 
%% function [Q,fr,imag_imp,real_imp]=q(f,L,Rt,Coxx,Cc,Rsi); 06/22/98
 
%% f: frequency, in GHz
 
%% L: inductance, in nH
 
%% Rt:resistive losses including skin effect and eddy current loss;
 
%% Coxx: oxide cap to substrate; pF
 
%% Cc: side coupling capacitance; pF
 
%% Rsi: substrate parasitic shunt resistance
 
%% quality factor and one-port impedance computation for
 
%% transformers and inductors;
 
%% Q: quality factor; fr: self-resonance, in Hz;
 
%% imag_imp,real_imp: imaginary and real part of impedance, in nH and ohm;
 
w=2*pi*Ple9;
 
Cox=Coxx+Cc;
 
wr=1/sqrt(L* 1 e-9*Cox* l e-12)*sqrta 1 -RtA2*Cox/L*1e-3)/(1-RsiA2*Cox/L*1e-3));
 
%% self-resonance
 
fr=wr/2/pi;
 
xl=w*L*1e-9*(1-RtA2*Cox/L* 1 e-3);
 
x2=Rt+Rsi*w^4*LA2*Cox^2*1 e-42+(w*Cox*1 e-12)^2*(Rt*RsiA2+RtA2*Rsi);
 
Q=x1/x2*(1-(w/wr)^2); %% quality factor
 
%% make use of complex computation
 
z1=j*w*L*1e-9+Rt;
 
yl=z1^-1;
 
z2=(j *w*Cox*1 e-12)^-1+Rsi;
 
y2=z2^-1;
 
y= yl +y2;

z=y^-1;
 
imag_imp=imag(z)/2/pi/f;
 
real_imp=real(z);
 
substrate.m
 
function substrate(length,x1,y1,x2,y2,w,fname); 
%% function substrate(length,height,x,y,w,fname); 
%% Substrate specification for FastHenry input file generator
 
%% 03/30/97
 
%% length: outer length of inductor (square)
 
%% xl,yl,x2,y2: node's (x,y) of the bottom inductor's trace
 
%% w: the width of trace
 
%% fname=output filename
 
height=4;  %% the height of the top metal plane over substrate; um
 
thickness=250; %% thickness of substrate; um
 
rho=0.14e4;  %% substrate resistivity, Ohm -um
 
z=-(height+thickness/2);
 
kk=size(x1,2);
 
%%
 
%% output fname.inp
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fid = fopen(fname,'a'); 
fprintf(fid,' \n\n*** Define substrate, resistivity = %4.2f Ohm-cm ***\n',rho/1 e4);
 
fprintf(fid, `g_substrate\n');
 
fprintf(fid,  xl=%4.2f yl=%4.2f z1=%4.2f  -length,-length,z);
 
fprintf(fid, `4- x2=%4.2f y2=%4.2f z2=%4.2f \n', length,-length,z);
 
fprintf(fid, `+ x3=%4.2f y3=-%4.2f z3=%4.2f \n', length,length,z);
 
fprintf(fid,  thick=%4.2f rho=%4.2f file=NONE \n', thickness,rho);
 
fprintf(fid, `***** under the trace \n');
 
for i= 1:kk -1,
 
fprintf(fid,'+ contact trace (%4.2f,%4.2f,%4.2r,x1(i),y1(i),z);
 
fprintf(fid,' %4.2f,%4.2f,%4.2f,%4.2f,1)\  ,x1(i+1),y1(i+1),z,w);
 
end
 
if size(x2,2)>1 
for i=1:kk-1,
 
fprintf(fid,'+ contact trace (%4.2f,%4.2f,%4.2f,',x2(i),y2(i),z);
 
fprintf(fid,' %4.2f,%4.2f,%4.2f,%4.2f,1)\ n' ,x2(i+1),y2(i+1),z,w);
 
end
 
end
 
fprintf(fid, `+ nhinc=3 rh=2 \n\n' );
 
fprintf(fid,'***************\n\ n');
 
parasitic.m
 
function [Cox,Cc,Csi,Rsi]=parasitic(w,s,lengthl,length2,1ength3,1ength); 
%% function [Cox, Cc, Csi, Rsi]=parasitic(w,h,$);
 
%% Cox: oxide cap to substrate; Cc: sidewall cap; %%pF
 
Vo% Csi, Rsi: substrate parasitics %% pF
 
%% w=width of trace, um;
 
%% s=spacing between adjacent traces, urn;
 
%% lengthl: in-between; length2: outtermost; length3: innermost; urn
 
%% length: effective length for side wall, urn
 
%% characteristics of coupled microstriplines
 
%% R. Garg and I. J. Bahl, IEEE MIT, July 1979
 
%%  constants
 
CO=2.998e2;  %% light speed, um/ps
 
E0=8.854e-6;  %% permitivity of free space, pF/um
 
Er=3.9;  %% relative dielectric constant of SiO2
 
Err=11.9;  %% relative dielectric constant of Si
 
t=1.2;  %% trace height, urn
 
Tep=7;  %%thickness of epitaxial layer, um
 
Pep=1e5;  %% resistivity of epi layer, ohm-urn
 
h=4;  %% oxide thickness, um;
 
%%%  oxide capacitance and side coupling capacitance
 
Ere=(Er+1)/2+(Er-1)/2/sqrt(1+12*h/w); %%equivalent dielectric constant
 
if (w/h<=1)
 
Z0=60/sqrt(Ere)*log(8*h/w+w/4/h);
 
else
 
Z0=120*pi/sqrt(Ere)/(w/h+1.393+0.667*log(w/h+1.444));
 
end;
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Cp=E0*Er*w/h;
 
C1=0.5*(sqrt(Ere)/CO/ZO-E0*Er*w/h);
 
A=exp(-0.1*exp(2.33-2.53*w/h));
 
C2=C1/(1+A*h/s*tanh(8*s/h));
 
k= s /h/(s /h +2 *w /h);
 
kp=sqrt(1-102);
 
if(0<=1(^2 & k^2<=0.5)
 
kk=1/pi*log(2*(1+sqrt(kp))/(1-sqrt(kp)));
 
else
 
kk=pi/log(2*(1+sqrt(k))/(1-sqrt(k))); 
end; 
Cga=E0/2*kk; 
Cgd=E0*Er/pi*log(coth(pi/4*s/h))+0.65*C1*(0.02/s*h*sqrt(Er)+1-Er^(-2)); 
Cox=(Cp/2+C2)*Iength1+(Cp+C1 +C2)/2*(length2+1ength3); 
Cc=(2*(Cga+Cgd)-C2+E0 *t/s) * length/2; 
%%%  substrate parasitics
 
Peff=Pep/(0.5+0.5/sqrt(1+12*Tep/w));
 
if (w/Tep<=1)
 
Teff= w /2 /pi *log(8 *Tep /w +w /4/Tep);
 
else
 
Teff=w/(w/Tep+1.393+0.667*log(w/Tep+1.444));
 
end;
 
Rsi=2*Peff*Teff/w/(lengthl+length2+1ength3);
 
Csi=E0*Err*Pep/Rsi;
 
polyfill.m
 
function polyfill(zz,node,h,w,x,y,color);
 
%% 3D plot for inductors
 
%% 03/27/97
 
%% w=width of trace;
 
%% h=trace height
 
%% zz=z-axis position
 
%% node=number of nodes
 
%% x,y= position of each node
 
for i=1:node-1, 
j=(i -1)*6;
 
zq(1,j+1)=zz-h12 ;
 
zq(2,j+1)=zz-h/2;
 
zq(3,j+1)=zz+h/2;
 
zq(4,j+ I )=zz+h/2; 
for k-=1:4,
 
zq(k,j+5)=zz+h/2;
 
zq(k,j+6)=zz-h/2;
 
zq(k,j+2)=zq(k,j+1);
 
zq(k,j+3)=zq(k,j+1);
 
zq(k,j+4)=zq(k,j+3);
 
end
 
xxl=min(x(i),x(i+1));
 
xx2=max(x(i),x(i+1));
 
yyl=min(y(i),y(i+1));
 
yy2=max(y(i),y(i+1));
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if xxl = =xx2
 
xq(1,j+1)=xxl+w/2;
 
xq(2,j+1)=xx 1-w/2;
 
xq(3,j+1)=xq(2,j+1);
 
xq(4,j+1)=-xq(1,j+1);
 
yq(1,j+3)=yy2-w/2;
 
yq(2,j+3)=yy1 +w/2;
 
yq(3,j+3)=yyl+w/2;
 
yq(4,j+3)=yy2-w/2;
 
yq(1,j+5)=yyl+w/2;
 
yq(2,j+5)=yyl+w/2;
 
yq(3,j+5)=yy2-w/2;
 
yq(4,j+5)=yy2-w/2;
 
%% increase the length of first trace 
if i==1 I i==node-1
 
yq(2,j+3)=yy 1 -w /2;
 
yq(3,j+3)=yy1 -w/2;
 
yq(1,j+5)=yy1-w/2;
 
yq(2,j+5)=yyl-w12;
 
end 
for k=1:4, 
yq(k,j+1)=yyl+w/2; 
%% increase the length of first trace 
if i==1 I i==node-1 
yq(k,j+1)=yy 1-w/2;
 
end
 
yq(k,j+2)=yy2-w/2;
 
xq(k,j +3) =xx l +w /2;
 
xq(k,j+4)=xxl-w/2 ;
 
xq(k,j+2)=xq(k,j+1);
 
xq(k,j+5)=xq(k,j+1);
 
xq(k,j+6)=xq(k,j+5);
 
yq(k,j+4)=yq(k,j+3);
 
yq(k,j+6)=yq(k,j+5);
 
end 
%%cancel panel 1 
if i-=1 & i-=node-1 
for k=1:4, 
xq(k,j+1)=0; 
yq(k,j+1)=0; 
zq(k,j+1)=0; 
end 
end 
else
 
yq(1,j+1)=yyl+w/2;
 
yq(2,j+1)=yyl-w/2;
 
yq(3,j+1)=yq(2,j+1);
 
yq(4,j+1)=yq(1,j+1);
 
xq(1,j+3)=xx2+w/2;
 
xq(2,j+3)=xx1 -w/2;
 
xq(3,j+3)=xx 1-w/2;
 
xq(4,j+3)=xx2+w/2;
 
xq(1,j+5)=xx1-w/2;
 
xq(2,j+5)=xx 1-w/2;
 
xq(3,j+5)=xx2+w/2;
 
xq(4,j+5)=xx2+w/2;
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for k=1:4,
 
xq(k,j+1)=xx1 -w/2;
 
xq(k,j+2)=xx2+w/2;
 
yq(k,j+3)=yy 1-w/2 ;
 
yq(k,j+4)=yyl+w/2;
 
yq(k,j+2)=yq(k,j+1);
 
yq(k,j+5)=yq(k,j+1);
 
yq(k,j+6)=yq(k,j+5);
 
xq(k,j+4)=xq(k,j+3);
 
xq(k,j +6)= xq(k,j +5);
 
end
 
end
 
end
 
hq =fill3(xq, yq, zq, color);
 
hold on;
 
A.2  Programs for Transformer Simulations 
The main program is trans simulation .m which takes the number of turns, the 
center hole spacing, the trace width, the trace spacing, and a file name as the input 
parameters. Its output is a graphical presentation of the primary's quality factor, self-
resonant frequency, and one-port impedance, as illustrated in Chapter 5. Its subroutine, 
z2 input . m generates an input file to FastHenry for the computation of the self-inductance, 
mutual coupling coefficient, and metal resistance including the skin effect of the 
transformer. It also invokes parasitics .m to calculate the primary's parasitics Cox, Cc, 
Rsi, and Csi. and draws a 3-D plot of the transformer. All programs, except for q . m, 
substrate .m, and parasitic .m  which are listed in A.1, are listed below. 
trans_simulation.m
 
function trans_simulation(n,center,w,d,fname); 
%% function trans_simulation(n,center,w,d,fname);
 
%% w=the trace width; n=the number of turns for each inductor;
 
%% d=the spacing between adjacent traces;
 
%% center=the center hole spacing between center lines of traces(each ind);
 
%% fname=output filename 
%% simulations for transformers; 166 
henry=[fname, `.henry'];
 
par=[fname, `.par'];
 
%% generating input file to Fast Henry; dumping the output to fname.henry;
 
%% computing the parasitics; dumping the outputs to fname.par
 
z2input(n,center,w,d,fname);
 
%% read in data from output files: fname.henry and fname.par
 
fid=fopen(henry,'r' );datl=fscanf(fid,'%f' );
 
fid= fopen(par,'r' );dat2=fscanf(fid,' %f );
 
nl=size(dat1,1);n2=size(dat2,1);
 
Cox=dat2(1:5:n2); %% in pF 
Cc=dat2(2:5:n2); %% in pF 
Csi=dat2(3:5:n2); %% in pF 
Rsi=dat2(4:5:n2); %% in ohm 
length=dat2(5:5:n2); %% in urn 
freq=dat1(1:4:n1)* 1 e-9; %% in GHz 
resistance=dat1(2:4:n1); %% in ohm 
inductance.(dat 1 (3:4:n1)+dat 1 (4:4:n1))./freq/2/pi; %% in nH 
kc=dat 1 (4:4:n1)./dat 1 (3:4:n1); %% coupling coefficent 
%eddy current loss; changed with different technologies 
Rloss=freq.^2 *2.8e-4; %% ohm/um; Ref: Hasegawa et al 
%% total series resistance 
Rt=resistance+Rloss*length; %% in ohm; 
%% computing the quality factor, the self-resonant frequency, 
%% and the one-port impedance of the primary or the secondary 
for i=1:n114, 
[Q(i),Fr(i),imag_imp(i),real_imp(i)1=q(freq(i),inductance(i),Rt(i),2*Cox,Cc,0); 
end 
%% plotting the quality factor, the self-resonant frequency,
 
%% and the one-port impedance of the primary or the secondary
 
figure;
 
subplot(311);
 
semilogx(freq*le9,real_imp,'-',freq*le9,Rt,'--');
 
grid on;
 
ylabel(`Real Impedance Ohms');
 
axis([1e8 le10 0 265]);
 
subplot(312); 
semilogx(freq*le9,imagimp, `-',freq*le9,inductance,'--');
 
grid on;
 
ylabel(`Imaginary Impedance nH');
 
axis([1e8 1e10 -7 9]); 
subplot(313);
 
semilogx(freq* 1 e9,Q);
 
grid on;
 
ylabel(`Quality Factor');
 
axis([1e8 le10 -1 6]);
 
xlabel(`Frequency Hz');
 
fclose(`all'); 167 
z2input.m
 
function z2input(n,center,w,d,fname); 
%% function z2input(n,center,w,d,fname); 
%% Fast Henry input file generator; no plot 
%% transformer computation using fasthenry and parasitics.m 
%% Transformer--2D coupling inductors 
%% 03/26/97 
%% w=the trace width; n=the number of turns for each inductor; 
%% d=the spacing between adjacent traces; 
%% center=the center hole spacing between center lines of traces(each ind); 
%% fname=output filename 
%% fasthenry output stored in fname.henry
 
%% parasitics output stored in fname.par and fname.dat
 
%% process information
 
rho=0.042;  %% metal resistivity; ohm-um
 
h=1.2;  %% trace height, urn
 
%% 
node=4*n+1;  %% number of nodes (each ind) 
spacing=2*(w+d);  %% spacing between two center lines (each ind) 
radius=(n-1)*spacing+center/2; 
%% for the first inductor
 
length1=0; %% total length of in-between microstrip lines, urn
 
length2=0; %% total length of outer-most microstrip lines, urn
 
length3=0; %% total length of inner-most microstrip lines, um
 
%% generate (xl,y1) for first inductor 
xl(node)=0;
 
y1(1)=-radius;
 
for i=1:4:node-1,
 
xl(i)=(i-1)/4*spacing-radius;
 
xl(i+1)=x1(i);
 
xl(i+2)=-x1(i);
 
x1(i+3)=x1(i +2);
 
y1(i+1)=x1(i +2);
 
yl(i+2)=x1(i+2);
 
yl(i+3)=-x1(i +3);
 
yl(i+4)=y1(i+3);
 
end 
%% generate (x2 ,y2) for the second inductor 
for i=1:node,
 
x2(0.-xl(i)+spacing/2;
 
y2(i)=-y1(i)-spacing/2;
 
end; 
%%
 
%% generate fasthenry input file: fname.inp
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filename=[fname '.inp'];
 
fid = fopen(filename,' w' );
 
dd=date; tt=fix(clock);
 
fprintf(fid, '*** planar spiral transformers--2D ***\n\n');
 
fprintf(fid, '*** %d:%d:%d PST, %s ***\n\n', tt(4),tt(5),tt(6),dd);
 
fprintf(fid, ',units um\n');
 
if w>25
 
fprintf(fid, '.default z=0 w=%d h=%2.4f rho=%2.4f nhinc=1 nwinc=7\n \n\',w,h,rho);
 
else
 
fprintf(fid, '.default z =0 w=%d h=%2.4f rho=%2.4f nhinc=1 nwinc=5\n \n\',w,h,rho);
 
end
 
fprintf(fid, '*** z2input(n=%d, center=%d, w=%d, d=%d, %s)\n\n', n,center,w,d,fname); 
fprintf(fid, '*** spacing between two lines: d=%dum\n\n\n',d); 
substrate(1.5*radius,x1,y1,x2,y2,w,filename); 
fprintf(fid,'*** first inductor\n'); 
for i=1:node,
 
fprintf(fid,' n%d x=%4.2f y=%4.2f\n' ,i,x1(i),y1(i));
 
if i<3 %% in transformer, only node 1-2-3 is outmost edge
 
length2=length2+(abs(x1(i+1)-x1(i))+abs(y1(i+1)-y1(i))); 
elseif (i<=node & i>node-2) 
length3=length3+(abs(x1(i)-xl(i-1))+abs(y1(i)-y1(i-1))); 
elseif i<node-2 
lengthl=length1+(abs(xl(i+1)-xl(i))+abs(y 1(i+1)-y1(i)));
end 
end 
fprintf(fid,' \n\n*** second inductor\n'); 
for i=1:node, 
fprintf(fid,'n%d x=%4.2f y=%4.2f\n',i+node,x2(i),y2(i)); 
end 
fprintf(fid,' \n\n'); 
for i=1:node-1, 
fprintf(fid,'e%d n%d n%d\n',i,i,i+1); 
end; 
for i=node+1:2*node-1, 
fprintf(fid,'e%d n%d n %d \n',i,i,i +l); 
end; 
fprintf(fid,' \n\n'); 
fprintf(fid,'.external n1 n%d\n', node); 
fprintf(fid;.external n%d n%d\n\n', node+1, 2*node); 
fprintf(fid,'Ireq fmin=0.9e+09 fmax=0.9e+09 ndec=9\n\n.end\n'); 
%%
 
%% fasthenry computation:output fname.henry
 
eyal(['!fasthenry -S  fname " filename]); 
output1=[fname '.henry']; 
eval(r!awk -f trans_henry.awk Zc_' fname `.mat >>' outputlp; 169 
%%
 
%% parasitics computation:output fname.par
 
cl=(lengthl+length2+1ength3)* w*0.0092;
 
length=(lengthl+length3)+(w+d)*(4*(n-1)+2); %% pay attention
 
[Cox, Cc, Csi, Rsi]=parasitic(w,d,lengthl,length2,1ength3,1ength);
 
total_length=lengthl+length2+1ength3;
 
output2=[fname `.dat'];
 
fid = fopen(output2,'a');
 
fprintf(fid,  planar spiral transformers--2D\n\n');
 
fprintf(fid, `*** %d:%d:%d PST, %s ***\n\n', tt(4),tt(5),tt(6),dd);
 
fprintf(fid, `*** z2input(n = %d, center=%d, w=%d, d=god, %s)\n\n', n,center,w,d,fname);
 
fprintf(fid, `*** estimated capacitance: c1=%2.4ffF\n  \n' ,c1);
 
fprintf(fid, length1=%2.2fum length2=%2.2fum length3=%2.2fum length=%2.2fum\n\n', lengthl,
 
length2, length3, length);
 
fprintf(fid, `total_length= %2.2f um\n\n', total_length);
 
fprintf(fid, 'Cox= %2.4f pF Cc= %2.4f pF Csi= %2.4f pF Rsi= %2.4f ohm\n\n\n',Cox, Cc, Csi, Rsi);
 
output3=[fname `.par'];
 
fid = fopen(output3,'a');
 
fprintf(fid, `%2.4f %2.4f %2.4f %2.4f %2.2t\n',Cox, Cc, Csi,Rsi,total_length);
 
fclose(`all'); 
%%
 
%% 3D plot;
 
xmax=max([max(x1),max(y1),max(x2),max(y2)])-w-d;
 
xmin=min([min(x1),min(y1),min(x2),min(y2)1)+w+d;
 
figure;
 
polyfill 1(0,node,h,w,x1,y1,'y');
 
polyfill2(0,node,h,w,x2,y2, `r');
 
axisaxmin,xmax+w+d,xmin-w-d,xmax,xmin/4,xmax/41);
 
axis(`equal');
 
axis off;
 
hold off;
 
%%
 
polyfilll.m and polyfill2.m
 
function polyfill 1 (zz,node,h,w,x,y,color);
 
%% 3D plot for transformers
 
%% 03/27/97
 
%% w=width of trace;
 
%% h=trace height
 
%% zz=z-axis position
 
%% node=number of nodes
 
%% x,y= position of each node
 
d=10; %% trace spacing for plotting 
for i=1:node-1, 170 
j=-(1-1)*6;
 
zq(1,j+1)=zz-h12;
 
zq(2,j+1)=zz-h12;
 
zq(3,j+1)=zz+h/2;
 
zq(4,j+1)=zz+h/2;
 
for k=1:4,
 
zq(k,j+5)=zz+h/2;
 
zq(k,j+6)=zz-h/2;
 
zq(k,j+2)=zq(k,j+1);
 
zq(k,j+3)=zq(k,j+1);
 
zq(k,j+4)=zq(k,j+3);
 
end
 
xx 1 =min(x(i),x(i+ 1 ));
 
xx2=max(x(i),x(i+1));
 
yyl=min(y(i),y(i+1));
 
yy2=max(y(i),y(i+1));
 
if xx 1==xx2
 
xq(1,j+1)=xx l+w/2;
 
xq(2,j+1)=xx1 -w/2;
 
xq(3,j+1)=xq(2,j+1);
 
xq(4,j+1)=xq(1,j+1);
 
yq(1,j+3)=yy2-w/2;
 
yq(2,j+3)=yy l +w /2;
 
yq(3,j+3)=yy 1+w/2;
 
yq(4,j+3)=yy2-w/2;
 
yq( 1,j+5)=yy 1 +w/2;
 
yq(2,j+5)=yy l +w /2;
 
yq(3,j+5)=yy2-w/2;
 
yq(4,j+5)=yy2-w/2;
 
%% increase the length of first trace 
if i==1
 
yq(2,j+3)=yy1-3*w/2-d;
 
yq(3,j+3)=yy 1-3*w/2-d;
 
yq(1,j+5)=yy 1-3*w/2-d;
 
yq(2,j+5)=yy 1-3*w/2-d;
 
end 
for k=1:4, 
yq(k,j+1)=yy l+w/2; 
%% increase the length of first trace 
if i==1 
yq(k,j+1)=yy 1-3*w/2-d;
 
end
 
yq(k,j+2)=yy2-w/2;
 
xq(k,j +3) =xx l +w /2;
 
xq(k,j+4)=xx1 -w/2;
 
xq(k,j+2)=xq(k,j+1);
 
xq(k, j+5)=xq(k, j+ 1 );
 
xq(k,j+6)=xq(k,j+5);
 
yq(k,j+4)=yq(k,j+3);
 
yq(k,j+6)=yq(k,j+5);
 
end 
%%cancel panel 1 
if i-=1 & i-=node-1 
for k=1:4, 
xq(k,j+1)=0; 
yq(k,j+1)=0; 
zq(k,j+1)=0; 
end 171 
end 
else
 
yq(1,j+1)=yyl+w/2;
 
yq(2,j+1)=yyl-w/2;
 
yq(3,j+1)=yq(2,j+1);
 
yq(4,j+1)=yq(1,1+1);
 
xq(1,j+3)=xx2+w/2;
 
xq(2,j+3)=xxl -w12;
 
xq(3,j+3)=xxl-w/2;
 
xq(4,j+3)=xx2+w/2;
 
xq(1,j+5)=xx1-w12;
 
xq(2,j+5)=xx1 -w/2;
 
xq(3,j+5)=xx2+w/2;
 
xq(4,j+5)=xx2+w/2;
 
for k=1:4,
 
xq(k,j+1)=xx1 -w/2;
 
xq(k,j+2)=xx2+w/2;
 
yq(k,j+3)=yy1 -w/2;
 
yq(k,j +4) =yy l +w /2;
 
yq(k,j+2)=yq(k,j+1);
 
yq(k,j+5)=yq(k,j+1);
 
yq(k,j+6)=yq(k,j+5);
 
xq(k,j+4)=xq(k,j+3);
 
xq(k,j+6)=xq(k,j+5);
 
end 
end 
end 
hq =fill3(xq, yq, zq, color); 
hold on; 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
function polyfill2(zz,node,h,w,x,y,color); 
%% 3D plot for transformers 
%% 03/27/97 
%% w=width of trace; 
%% h=trace height 
%% zz=z-axis position 
%% node=number of nodes 
%% x,y= position of each node 
d=10; %% trace spacing for plotting 
for i= l:node -1, 
j=(i-1) *6; 
zq(1,j+1)=zz-h/2; 
zq(2,j+1)=zz-h/2; 
zq(3,j+1)=zz+h/2; 
zq(4,j+1)=zz+h/2; 
for k=1:4, 
zq(k,j+5)=zz+h12; 
zq(k,j+6)=zz-1112; 
zq(k,j+2)=zq(k,j+1); 
zq(k,j+3)=zq(k,j+1); 
zq(k,j+4)=zq(k,j+3); 
end 172 
xx 1 =min(x(i),x(i+ 1));
 
xx2=max(x(i),x(i+1));
 
yy 1 =min(y(i),y(i +1 ));
 
yy2=max(y(i),y(i+ 1 ));
 
if xxl= =xx2
 
xq(1,j+1)=xxl+w/2;
 
xq(2,j+1)=xx 1 -w /2;
 
xq(3,j+1 )=xq(2,j+ 1 );
 
xq(4,j+1)=xq(1,j+1);
 
yq(1,j+3)=yy2-w/2;
 
yq(2,j+3)=yyl+w/2;
 
yq(3,j+3)=yy1+w/2;
 
yq(4,j+3)=yy2-w/2;
 
yq(1,j+5)=yyl+w/2;
 
yq(2,j+5)=yy 1 +w/2;
 
yq(3,j+5)=yy2-w/2;
 
yq(4,j+5)=yy2-w/2;
 
%% increase the length of first trace
 
if i==1
 
yq(1,j+3)=yy2+3*w/2+d;
 
yq(4,j+3)=yy2+3*w/2+d;
 
yq(3,j+5)=yy2+3*w/2+d;
 
yq(4,j+5)=yy2+3*w/2+d;
 
end
 
for k=1;4, 
yq(k,j+1 )=yy 1+w/2; 
%% increase the length of first trace 
if i==1 
yq(k,j+2)=yy2+3*w/2+d;
 
end
 
yq(k,j+2)=yy2-w/2;
 
xq(k,j+3)=xx 1 +w/2;
 
xq(k,j+4)=xx 1 -w /2;
 
xq(k,j+2)=xq(k,j+1);
 
xq(k,j+5)=xq(k,j+1);
 
xq(k,j+6)=xq(k,j+5);
 
yq(k,j+4)=yq(k,j+3);
 
yq(k,j+6)=yq(k,j+5);
 
end 
%%cancel panel 1
 
if i-=1 & i-=node-1
 
for k=1:4, 
xq(k,j+1)=0; 
yq(k,j+1)=0; 
zq(k,j+1)=0; 
end 
end 
else
 
yq(1,j+1)=yy 1 +w/2;
 
yq(2,j+1)=yy 1-w/2;
 
yq(3,j+1)=yq(2,j+1);
 
yq(4,j+1)=yq(1,j+1); 
xq(1,j+3)=xx2+w/2;
 
xq(2,j+3)=xx1-w/2;
 
xq(3,j+3)=xx1-w/2;
 
xq(4,j+3)=xx2+w/2;
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xq(1,j+5)=xx 1-w/2;
 
xq(2,j+5)=xx 1-w/2;
 
xq(3,j+5)=xx2+w/2;
 
xq(4,j+5)=xx2+w/2;
 
for k=1 :4,
 
xq(k,j+1)=xx 1 -w/2 ;
 
xq(k,j+2)=xx2+w/2;
 
yq(k,j+3)=yy 1 -w /2;
 
yq(k,j+4)=yy 1 +w/2;
 
yq(k,j+2)=yq(k,j+ 1);
 
yq(k,j+5)=yq(k,j+1);
 
yq(k,j+6)=yq(k,j+5);
 
xq(k,j+4)=xq(k,j+3);
 
xq(k,j+6)=xq(k,j+5);
 
end
 
end
 
end
 
hq =fi113(xq, yq, zq, color);
 
set(hq,'EdgeColor', `k');
 
hold on;
 
Appendix B Unity-Gain Frequencies of RF MOSFETs 
Two figures of merit are commonly used to describe RF transistor performance, 
especially for BJTs and GaAs FETs: The unity-current-gain frequency fT and the unity­
power-gain frequency f.. In this appendix, we briefly review the derivation of these two 
figures of merit for MOSFETs. 
fTis the frequency at which the short-circuit current gain approximates unity. Based 
on the small-signal equivalent circuit of a MOSFET as shown in Fig. A-1, fT is easily 
obtained as 
fT 
gm 
(A.1) 21C(C gs+ Cgd) 
For a MOSFET in saturation, Cgd is usually much smaller than Cgs. Thus the above 
expression can be further simplified to 174 
f T 
gm 
(A.2)
27EC 
fmax is the frequency at which the maximum available power gain GA of the 
MOSFET is equal to 1. The maximum available power gain GA is independent of the load 
and so is the fn. They can be obtained by conjugately matching the source impedance to 
the transistor input impedance and the load to the transistor output impedance. Given an 
input current iin, it is seen from the small-signal circuit shown in Fig. A-1 that the input 
power is i R The output current iota is t n  g° 
271f7­
out  tin  (A.3) 
CO 
and the output conductance of the MOSFET is given by 
gm Cgd 
27-cf Tg  (A.4) gout =  Ca+ gds C  + C gd  gs 
Cgd 
Figure A.1:  Small-signal circuit of a MOSFET. 175 
Thus the maximum output power is 
lout
out  (A.5) Pout
4g0U1  4  W2g0Ut 
The maximum available power gain GA is then given by 
(27tf T)2 
GA  (A.6) 
40)2g outRg 
and 
fT 
fmax =  (A.7) 
2 AlgoutRg 
If 2n f TC gd» gds, then 
fT 
fmax  (A.8) 8 Cg dRg 
If 2n f TC  « gds, then 
fmax  I
fT 
(A.9)
2 4gdsRg 
In either case, fmax is considerably larger than fT since the gate resistance Rg of a MOSFET 
is usually very small. 
fT and fmax are a first-order indications of the high-frequency performance of RF 
transistors. Transistors are useful as amplifiers and oscillators as determined roughly by 
these figures of merit. It is relative easier to deal with power than voltages or currents at 
radio frequencies. Therefore, fmax is more often used as an indication of the maximum 
frequency that a transistor is active to amplify signal power or to oscillate. 